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ABSTRACT 
An abstract of the thesis of Sanof Mohamedsadakathulla for the Master of Science in 
Electrical Engineering presented December 11, 1995. 
Title: Minimization of SUM-OF-CONDITIONAL-DECODERS Structures with 
Applications in Finite State Machine EPLD Design and Machine Learning 
In order to achieve superior speed in sequencer designs over competing PLD 
devices, Cypress brought to market an innovative architecture, CY7C361. This archi-
tecture introduced a new kind of universal logic gate, the CONDITION DECODER 
(CDEC). Because there are only 32 macrocells in the chip, saving only one CDEC 
gate can be quite important (the well-known "fit/no-fit problem"). A problem that is 
related to the fitting problem of the Cypress CY7C361 chip is the SOC Minimization. 
Due to the limited low number of macrocells in CY7C361, a high quality logic mini-
mization to reduce the number of macrocells is very important. The goal of this thesis 
is, however, more general, since we believe that CDEC can be used as a general-
purpose gate for standard cell structures with few levels, and also for new PLD struc-
tures. We depart, therefore, from the Cypress chip as a sole motivation of our work, 
and we present a generic logic synthesis problem of SOC minimization. 
In this thesis, we formulate the SOC minimization problem and present a new 
kind of approach using graph coloring to solve it. A Cube Splitting algorithm is also 
presented, whereby the input cubes are split in such a way, that the generated cubes are 
lower in number than the minterms, and when these cubes are used as nodes in graph 
2 
coloring algorithm, gives near exact solutions. The algorithms used in the SOC mini-
mization program, SOCMIN, have been designed for Strongly Unspecified functions, 
defined by ON and OFF sets, and hence finds important applications for Machine 
Learning and Pattern theory, where there is a high percent of don't cares. 
The approach to solving the covering problem, the Conditional Graph Color-
ing, can be used in other similar problems such as PLA minimization, or Column Min-
imization Problem in Curtis-like decomposition of Multi-valued Relations. We found 
also the Muller method very efficient for ON,OFF data representation: it can be used 
to extend any other single-output minimizer for incomplete functions to a multi-output 
one. 
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CHAPTER I 
MOTIVATION FOR THIS RESEARCH 
1 
In many traditional PLD architectures, the excitation functions of the state 
macrocell, are realized with primitive AND, OR, ... gates [1] or with multiplex-
ors [3]. If a primitive gate is used, the architecture allows the realization of high 
speed conditions to state macrocells, but the condition itself is only a very limited 
Boolean function. Multiplexors with several data and data select inputs can realize 
much more complex Boolean functions. However, the speed decreases when mul-
tiplexors with several input variables are used. Therefore, companies like Cypress 
and Quicklogic [7] have developed architectures with completely new kinds of logic 
gates, called the Condition Decoder gates or the CDEC gates. 
A Programmable Logic Device from Cypress Semiconductor, CY70961 [5], 
has been optimized for realization of very fast asynchronous (self-synchronized) se-
quential controllers by means of concurrency and partitioning of FSMs. Such ap-
proach leads to Tokenized State Machines (TSM), a new concept which generalizes 
several known notions of parallelism, and which was used to synthesize a number of 
practical controllers [19]. Controllers are designed from multiple deterministic and 
non-deterministic finite state machines, and mapped into this new device. WARP, 
the PLD synthesis system based on behavioral VHDL [8], encompasses a unique 
combination of high-level synthesis, logic synthesis, and fitting. 
The input array of CY7C361 consists of an array of logic gates feeding, in a 
one-for-one fashion, the state macrocell array. Each logic gate in the array, called 
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Condition Decoder ( CDEC), is a product of a product term and the complement of 
a product term, ( CDEC = P · Q, where P and Qare product terms). The inputs 
to each gate come from all external inputs to the device, and from a number of 
feedback connections from macrocells, arranged in a segmented array. Therefore, 
compared to the traditional PLA architectures where the excitation functions of the 
state macrocells are Sum of Product (SOP) expressions, the excitation functions of 
the CY7C361 macrocells are Sum of CDEC {SOC) expressions. 
As it was found analyzing the structural behavior of many real-life state 
machines, the CDEC gate is optimal for a very fast realization of conditions to 
state macrocells [6, 19]. It is optimal for the commonly encountered simple branch 
and join conditions of concurrent state machines. A problem that is related to the 
fitting problem [17] of the Cypress CY7C361 chip is the SOC Minimization. Since 
the CY1C361 has only 32 macrocells, a high quality logic minimization to reduce 
the number of macrocells is very important. 
The SOC minimization problem was solved as a part of WARP compiler of 
Cypress [8], and preliminary work was done by Stefan Goller [28), and in this thesis, 
we present a tool that is superior to one from (8, 22]. The goal of this thesis is, 
however, more general, since we believe that CDECcan be used as a general-purpose 
gate for standard cell structures with few levels, and also for new PLD structures [29]. 
We depart therefore below from the Cypress chip as a sole motivation of our work, 
and we present a generic logic synthesis problem of SOC minimization. Since we 
designed our algorithms to give good results for very strongly unspecified functions 
defined by ON and OFF sets, they are applicable in Machine Learning [23] as well. 
In this thesis, we will introduce a new method to solve the covering prob-
lems without generating prime CDEC.implicants. Therefore, the new approach 
3 
presented here is based on a new kind of graph coloring algorithm, similar to the 
one in [9, 10, 28]. We reduce the covering problem to the graph coloring problem. 
Instead of solving the covering problem with prime CDEC-implicants, we solve the 
coloring problem for a graph whose nodes correspond to minterms or some product 
implicants of a new type. Graph-coloring problems can be solved using heuristic, non 
backtracking algorithms for an approximate minimization, or optimal backtracking 
algorithms for an exact solution with the minimum number of implicants. In graph 
theory literature, methods are presented that trade-off quality for speed [12, 13] and 
are applicable to large graphs. 
Also, we present a Cube Splitting algorithm, whereby the input cubes are 
split in such a way, that the newly generated cubes are lower in number than the 
minterms, and when these cubes are used as nodes in graph coloring algorithm, 
gives near exact solutions. 
The thesis is organized as follows. The basic concept of the cube representa-
tion and operations used for SOC minimization is introduced in Chapter II. Chapter 
III describes the architecture, advantages and application of the Cypress CY7C361, 
and the basic concepts of Machine Learning and Pattern Theory, which are the mo-
tivation for our work. The CDEC gate of the CY7C361 and the CDEC-implicants 
are described in Chapter IV. Chapter V describes the formulation of the SOC min-
imization problem and the approaches to solve it. The conditionally compatible 
cubes and the Conditional Graph Coloring algorithm are presented in chapter VI. 
Chapter VII introduces the motivation for the splitting of cubes and the algorithm 
for the splitting of the input cubes is also presented. Extension of the program for 
multi-output function and the advantages of using SOCMIN for Incompletely Spec-
ified functions are presented in Chapter VIII. The results of SOCMIN for MCNC 
4 
benchmarks and Machine Learning examples are investigated in Chapter IX and 
finally, Chapter X presents the conclusion. 
5 
CHAPTER II 
CUBE REPRESENTATION AND OPERATIONS 
In this chapter, we give some basic definitions and discuss some basic con-
cepts. These concepts and definitions are necessary for the following chapters. The 
cube representation and operations used for SOC Minimization are introduced. 
II.1 Cubical Representation 
A binary vector (vector for short) is a series of symbols, where each symbol 
is either a 0 or a 1. We call each 0 or 1 a bit. An m-valued switching function f 
of n variables Xi, X2 , ••• , Xn can be represented by binary vectors. If the variable 
xi is m-valued, the literal x:i can be represented by a binary vector of m bits: 
c?cfc~ ... cf'-1 where c! = 0 if j E Si and c! = 1 if j ft Si. For example, for a binary 
logic, each literal can be represented by a vector of two bits as follows: 
• Xf is represented as 00, 
• Xf is represented as 01, 
• xp is represented as 10, 
• xi0 •1 is is represented as 11. 
A product term of n literals can be represented by n such vectors. A symbol 
"-" is used for separating each vector. For example, Xf X~X~Xl in cubical repre-
sentation is represented by four vectors: [01-10-10-01], which is called a cube. A 
cube can represent: 
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TABLE I 
Example of binary input binary output function 
11aIbIc11f11 
0 0 0 1 
0 0 1 0 
0 1 0 0 
0 1 1 1 
1 0 0 0 
1 0 1 0 
1 1 0 1 
1 1 1 1 
1. a product of literals, 
2. a sum of literals, 
3. an exclusive sum of literals. 
There is no difference in the representation of these forms as a cube. For 
example, Xf X~X~Xl and Xf + X~ + X~ + Xl are both represented as [01-10-10-
01]. When using a cube, we should specify which form the cube is used to repre-
sent. We can represent a Product-Of-Sums(POS), a Sum-Of-Products(SOP) or a 
Exclusive-Sum-Of-Products(ESOP) by an array of cubes. This way of representa-
tion is called positional notation of cube calculus {cube notation for short). In this 
thesis, without other specification, we use a cube to represent a product term, and 
use an array of cubes to represent an SOP. 
Example II. 1 Given a function f as specified by Table I. Table I is called 
a truth table. A truth table enumerates the values of functions for each of their 
possible combinations of the inputs. Each row of the truth table presents a possible 
7 
ON-array OFF-array 
a b c a b c 
0 0 0 0 0 1 
0 1 1 0 1 0 
1 1 0 1 0 0 
1 1 1 1 0 1 
(a) (b) 
Figure 1. ON and OFF array. 
input combination and an associated output value. The set of those input com-
binations, whose associated output values are 1, is referred to as an ON-array of 
function f The set of those input combinations, whose associated output values are 
0, is referred to as an OFF-array of function f The ON-array and the OFF-array 
of the function f is shown in Figure la and lb, respectively. In Table I, a, b and c 
are binary input variables, f is a binary output variable. Please note that either 
ON-array or OFF-array of the function f contain the same information as the truth 
table. 
The function f can also be specified as shown by the following Boolean equa-
tion 1: 
f = iibc + iibc + abc + abc (1) 
where iibc + iibc + abc + abc is a SOP expression. Please note that a, b and c in 
Table I are variables, while in the SOP expression they are used as literals. 
A map of an n-variable, p-valued input, two-valued output function consists 
of pn cells. Cells that contain a 1 will be called true minterms ( 1-cells) while cells 
that contain a 0 will be called false minterms {0-cells ). For a binary input function, 
8 
,c aB 0 1 
00 1 0 
01 0 1 
11 1 1 
10 0 0 
Figure 2. Karnaugh map for 3 variables. 
the map is a K arnaugh map. 
In Example 1, the function has 3 binary variables. So, a corresponding 
Karnaugh map has 23 = 8 cells. There are 4 true minterms and 4 false minterms as 
shown in Figure 2. 
Example II. 2 
equation 2: 
Consider a SOP equation for binary logic given by the following 
f=abc+ad+abc (2) 
The SOP equation (2) can be represented in cube notation as the following 3 cubes: 
[10 - 01 - 10 - 11] [01 - 11 - 11 - 01] [10 - 10 - 01 - 11]. 
For binary logic, we can simplify the cube notation as follows: 
• 00 is represented as €, 
• 10 is represented as 0, 
• 01 is represented as 1, 
~ aBc 
00 
01 
11 
10 
0 
1 
0 
1 
0 
1 
0 
1 
1 
0 
(a) 
aBc 
00 
01 
11 
10 
0 
CD 
0 
1 
0 
1 
0 
CD 
1 ) 
0 
(b) 
Figure 3. Karnaugh map for binary input cubes. 
• 11 is represented as x. 
So, the above example can also be represented as 
OlOx, lxxl, OOlx. 
9 
Example II. 9 The function f of Example 1 can be represented by the following 
ON-array of cubes - 000, 011, 110, 111. We can draw cubes on maps. On the map, 
each circle indicates one cube, as shown in Figure 3a. We can also use maps to 
minimize the number of cubes. For instance, 4 cubes in Figure 3a are reduced to 3 
cubes in Figure 3b. In other words, we can use the ON-array of 3 cubes to express 
the function f of Example 1. 
000, 011, llx. 
II.2 Cube Operations 
If A is a cube, then the mapping An~ A is a cube operation. We will only 
10 
discuss unary and binary cube operations. 
The supercube operation of cubes A and Bis defined as follows: 
A~B = [A1LJB1LJ, ... ,AnLJBn] 
where Ai U Bi is a set union. 
The intersection operation of cubes A and B is defined as follows: 
An B = { [ A1 n B1 n, ... , Ann Bn] if there is no such i that Ai n Bi = 0 
0 otherwise 
where Ai n Bi is a set intersection and 0 is an empty cube. 
Since we use a cube to represent a term, the operation of terms can be 
represented as the operation of cubes. For example, A = [Ai, ... , An] and B = 
[B1, ... 'Bn] represent two terms Ts = Xf1 ' ••• 'x:n and TR = Xf1 ' ••• 'x:n re-
spectively, then the supercube operation of two cubes A and B 
A l:tJ B = [A1 u B1 LJ, ... 'Ai-1 u Bi-1, Aiu Bi, Ai+l u Bi+l, ... 'An u Bn] 
is equivalent to the supercube operation of two terms Ts and TR. 
Ts'+' TR= xs1 LJR1 ... x~i-1 LJRi-1 x~i LJR, x~1+1 LJRi+i xs,,, LJR,,, 
\:9 1 > i-1 > i > i+l ' · · · , n • 
In cube notation, an operation between two variables is a local operation, and 
an operation between two cubes is a global operation. A local operation is a set 
operation, and a global operation is a cube operation. For example, the supercube 
operation A l!J B is a global operation, and Ai U Bi is a local operation. 
Sometimes, different local or global operations may be performed on two 
cubes depending on a relation between them. In cube notation, a relation between 
two vectors (corresponding to a variable) is a local relation and a relation between 
11 
two cubes (corresponding to two terms) is a global relation. For instance, given two 
cubes A= [A1, ... , An] and B = [B1, ... , Bn], then A~ Bis a global relation, and 
Ai ~ Bi is a local relation. A global relation is satisfied if all the local relations are 
satisfied. 
The disjoint sharp operation on cubes A and B is defined as follows: 
A#dB = { :mptyset 
A #dba.aicB 
where A#dba.aicB 
whenAUB = 0 
when A~ B 
otherwise 
{Ai, ... , Ai-i, •Bin Ai, Ai+1 n Bi+i, ... Ann Bn} 
In this formula, An B and A ~ B are global relations. If the relation An B = 0 
is true (satisfied), the resultant cube is A. If the relation A~ Bis true, an empty 
cube is generated. Otherwise the global operation A #d B is performed. Ai C/.. Bi 
is a local relation, and both Ai n Bi and•B n Ai are local operations. 
Example II. 4 Given two terms be and acd. They can be expressed as two cubes. 
A = [11 - 01 - 11 - 01] and B = [01 - 11 - 01 - 01]. These two cubes 
are shown in Figure 4a. Figure 4b shows that An B =f 0 (none of the vectors 
in resultant cube are empty sets). Next we check if the relation A ~ B is true. 
Note that A ~ B is equivalent to •AU B =f 0. We can also check if the relation 
A ~ B is false. Figure 4c converts B to •B. Here •B = [•B1 , ••• , •Bn] is a 
global relation. Figure 4d intersects A and •B and shows that two of the local 
relations are true ( •B1 U A1 =f 0 and ( •B3 U AJ =f 0). These two local relations are 
indicated by two arrows. Since the relation A ~ B is false, the operation A #dba.aic B 
should be performed. Two resultant cubes are generated in Figure 4e and Figure 4f, 
respectively. Figure 4g shows the final results in the Karnaugh map. Note that 
the disjoint sharp operation of cubes A and B generates an array of disjoint cubes, 
cd 
a 00 01 11 10 
00 
01 
11 
10 
....__........_-+-....,__--' 
....__.,..__-+-......._--' 
.__......_~""'---' 
A 11 
B 01 
01 
(a) 
B 
01 
11 
01 
(b) 
11 
01 
01 
01 
01 
01 
A Ill 
B 01 
<» 110 
A@ 
B 01 
~ 11 
01 
11 
11 
01 
01 01 
(e) 
ill 
11 
01 
(f) 
liil 
~ 
10 
01 
01 
01 
loll 
~ 
01 
B 01 11 01 01 alRd 00 01 11 10 I I 
10 
A 11 
!B 10 
10 
t 
00 10 
(c) 
01 11 
00 10 
00 10 
(d) t 
10 
01 
10 
00 
00 
01' ~ 
11 
10 
Figure 4. Example for Sharp operation. 
which cover the minterms in cube A but not in cube B. 
(g) 
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The symmetric consensus operation of cubes A and Bis defined as follows: 
{ 
AnB when distance(A, B) = 0 
A#cB = 0 when distance( A, B) > 1 
A#cbaaicB otherwise 
where A#cbaaic B is defined as 
d a - "" ., ... 
0 
1 1 
1 1 
0 I 
I 
... ... ... ., 
1 
. 
I 
I 
Ci= XlOl 
s 
C; = XllO 
Ci SC;= XlXX 
a, = x100 Cj = XllO (b) 
a) Supercube operation 
a~OO 01 11 10 
oo' I I I 
I I 1 I I I 
01 
I II I 1 di I 
11 
I I ..... II' I I I 
10 B 
(c) 
a~OO 01 11 10 
oo' I I I 
I I I I I 
01 
I I l_I I 
11 
I I P' N"' I 
10 I 
(d) 
Intersection operation 
a~OO 01 11 10 ~00 01 11 10 
oo I I A I I I oo I 2 I I I ., 1 
01 
I II I 1 di I 011 II 11- I I 
11 
I I 11 11 I 111 I> q I I 
10 B 10 
(e) (f) 
Disjoint Sharp operation 
a~OO 01 11 10 ~00 01 11 10 
ool I I I I oo 
011 11 II I I 
111 I - II 11 I 
10 i - I =' I I 
01 
11 1 ~ li------!c li----ti_[---11 
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Figure 5. Cube operations. 
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The asymmetric consensus operation is similar but operation -{Ai ~ Bi) is 
additionally checked. 
A#aB = {XS1 u R2 •.• x~i-1 n Bi-1 x~i n Bi x~i+l n Bi+1 XAn. n Bn} 
1 ' 1-l ' ' ' i+l , • • • , n 
for such i = 1, ... , N, that •(Ai ~ Bi)· 
Example II. 5 The Supercube, Intersection, Disjoint sharp and consensus oper-
ations are shown in Figure 5. Figure 5a shows the Supercube operation on the 
Karnaugh map. The supercube of two cubes XlOll and XllO is given by the cube 
XlXX. The Intersection of two cubes A and B is given by the cube I, as shown in 
Figure 5c and d respectively. The Disjoint sharp operation of the cubes A and B 
gives two resultant cubes 1 and 2, shown in Figure 5e and f. Finally, Figure 5g and 
h shows the Consensus operation for cubes A and B resulting in the cube C. 
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CHAPTER III 
THE CYPRESS CY7C361 EPLD AND MACHINE LEARNING 
III.l The Cypress CY7C361 EPLD 
Cypress Semiconductor introduced an EPLD, the CY7C361 [6] to realize 
very fast asynchronous (self-synchronized) sequential controllers by means of con-
currency and partitioning of FSMs. In the following section III.1.1, we present the 
architecture of the CY7C361. 
III.1.1 The Architecture of the CY7C361 
The Cypress CY7C361 [6] represents a EPLD device with only 32 macrocells and 
highly limited connectivity between the macrocells. The state macrocell array is 
located between an input and an output array. The input array allows the realization 
of very fast conditions to state macrocells as a function of the inputs of the chip 
and the outputs of the state macrocells. The output array allows the realization 
of the outputs of the chip as a function of the state macrocells output only. The 
architecture of the chip is shown in Figure 6. 
The input array consists of the Segmented Interconnection Array and an 
array of logic gates feeding, in a one-for-one fashion, the state macrocell array. Each 
logic gate in the array is the product of a product term and the complement of a 
product term. It is called Condition Decoder (CDEC} gate ( CDEC = P * Q, where 
P and Qare product terms). The inputs to each CDEC gate come from all external 
inputs to the device and from a number of feedback connections from the macrocells 
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outputs. As it can be seen in Figure 6, the feedback paths are realized as short wires 
being very close to the associated macrocell. 
Contrary to other architectures from Xilinx [3], Actel [2] or Concurrent Logic, 
the macrocells of the Cypress chip do not correspond to the direct realizations of 
Boolean function (AND, OR, etc.) and storage elements (D-:flip-:flops, latches, etx.). 
They are designed for the immediate realization of the basic elements of Tokenized 
State Machines. The methodology of Tokenized State Machine design developed 
for this chip is described in [16). The idea for this new architecture was created 
by analyzing the utilization of the behavioral PLA structure. Conventional two-
level PLD architectures consist of an input plane and an array of state macrocells 
triggered by the outputs of the input plane. For PLAs/PALs the input plane consists 
of a programmable AND/OR array that allows the realization of Sum Of Product 
(SOP) terms as Boolean functions for the conditions to the state macrocells. Usually, 
there is only little feedback from the output of the macrocells back to the input plane. 
When comparing the CY7C361 architecture to conventional two-level PLD 
architectures, there is much more feedback from the state output of the macrocell 
array back to the input array. The feedback paths of the CY7C961 are realized with 
very short wires that allow a shorter cycle time and result in a higher speed of the 
device. 
Compared to traditional PLA architectures where the excitation functions of 
the state macrocells are Sum of Product (SOP) terms, the excitation functions of 
the CY7C361 macrocells are Sum of CDEC gate expressions. As it was found by 
the analyzing the structural behavior of many real life state machines, this form of 
condition decoder is optimal for a very fast realization of conditions to state macro-
cells [16). The CDEC gates require a new method to minimize Boolean functions to 
Sum of GDEG gates expressions. 
inputs CDEC gates 
array of 
state 
macro cells 
5b I celll 1---.---~--1--
Segmented 
Interconnectio 
Array 5b I I 
• 
• 
5b CTce:l3~ • 
feedback-paths 
Figure 6. Architecture of the GY7CS61. 
III.1.2 Applications and advantages of Cypress CY7C361 
OR-plane 
outputs 
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System designer specifications like Ethernet, VMEBus, SCSI, Futurenet, FDDI, 
ISO, Multibus, etc., lead to parallel implementation of machines, because blocks of 
functionality described in these specifications are naturally expressed in terms of 
communicating state machines. Also, divide and conquer design methods allow for 
controlling the complexity of the design. The use of subroutine/ coroutine-like paral-
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lel components makes it easier for the user to describe, modify, debug and recombine 
separate pieces of the total concurrent description. Generally, an implementation 
with multiple communicating FSMs results in a more compact and faster circuit. 
The State Machine Device (SMD), CY7C961, is targeted at applications re-
quiring accurate sequential control with minimal time granularity (8ns). The SMD 
is most useful when an application breaks down into several concurrent state ma-
chines, or when the input test conditions are complex. When comparing the SMD 
architecture to conventional two-level PLD architectures, the registers present be-
tween the input array and the output array give rise to shorter cycle time. There 
is also much more feedback from the state macrocell array back to the input ar-
ray. In addition, control codes can be implemented in the shift array of macrocells. 
The input array consists of an array of logic gates feeding, in a one-for-one fashion, 
the state macrocell array. The inputs to each logic gate, called the CDEC gate, 
come from all external inputs to the device, and from a number of feedback con-
nections from macrocells, arranged in a segmented array. This form of condition 
decoder is optimal for the commonly encountered simple branch and join conditions 
of concurrent state machines. 
The CY7C961 from Cypress Semiconductor also permits for straightforward 
realization of Petri nets and other high-level parallel sequential circuit descriptions. 
Clock Generator chip can be used with this kind of devices for direct implementation 
of high-level specification of self-synchronized circuits. 
III.2 Machine Learning and KD D 
In the recent years, the methods developed in Design Automation area have 
been increasingly used by researchers in other fields. Till now, the techniques devel-
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oped in Design Automation, have been concentrated mainly in the field of circuit 
design. But, as the methods and techniques researched are so powerful and uni-
versal that these are increasingly used by researchers outside the field of circuit 
design. For instance, they are now used in machine learning, automatic theorem 
proving, robotics, industrial operations scheduling, stock market prediction, genet-
ics research, and many others [23]. It is quite probable, that the methods developed 
in design Automation will lead to advances and breakthroughs in these other areas. 
Logic Synthesis is one of the sub-areas of Design automation which can 
find numerous external applications. In the past few years, they have found in-
creased applications in machine learning, Knowledge discovery, Knowledge acqui-
sition, database optimization, AI, Image coding, automatic theorem proving and 
verification of hardware and software [23]. In this chapter, we will investigate the 
uses of SUM-OF-GDEG (SOC) minimization in Machine Learning (ML) and Knowl-
edge Discovery in Databases (KDD) applications. 
111.2.1 Basic research idea of the PTG and FDG 
Pattern Theory group (PTG) at Avionics Laboratory of Wright Laboratories, devel-
ops new system-level concepts for military applications, mostly based on machine 
learning and image processing technologies. Machine Learning is any method of 
teaching a computer to recognize any kind of patterns. The approach of the PTG 
is based on logic synthesis methods: predominantly the so-called Curtis Decompo-
sition of Boolean functions. The new approach of PTG will allow both automatic 
learning of any kind of images, and automatic creation of algorithms. Consequently, 
the programming system FLASH developed by this group [23], using the many 
decomposition ideas, is a Testbed for machine learning based on logic synthesis ap-
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proach. The PTG, in conjunction with the Function Decomposition Group (FDG) 
at Portland State University, performs research on using function decompositions 
to Machine Learning applications. 
In a nutshell, the main difference between the previous approaches to machine 
learning and the logic synthesis approach is that, in these previous approaches the 
recognizing network had some assumed structure which was next only "tuned" by the 
learning process (for instance, by decreasing and increasing the numerical values of 
some coefficients). Thus, creating a new structure is done by setting some coefficients 
to zero. All "new" structures are in a sense "hidden" in the assumed mother-
structure. Also the type of an element, such as a formal neuron in Neural Nets, 
or a polynomial in Abductory Inference Mechanism is decided before the learning 
takes place (AIM1). In contrast, in the Curtis Decomposition approach, there is no 
any assumption on the kind of structure of the learning network and the type of 
the elements. The elements are arbitrary discrete mappings (functions). Both the 
structure and the elements are calculated in the learning process, and this process 
is entirely based on finding patterns in data [23]. 
The central concept of Pattern Theory is a "pattern". In Pattern Recog-
nition and Knowledge Discovery the problems with nice representations based on 
"features" belong to a more general class of problems with strong "patterns." Pat-
tern finding is, therefore, a generalization and formalization of feature extraction. 
The goal of the Pattern Theory is to support "automating" the pattern finding pro-
cess, and to construct a representation of a function based on examples; therefore, 
this is a method for constructive induction. Also, it constructs this representa-
tion by minimizing complexity, similar to Occam-based learning. The Ashenhurst 
1Trademark of AbTech Corp. 
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Function Decomposition ( AFD) learns both the architecture of the combinational 
representation and the component functions from the examples and is implemented 
in FLASH [23]. 
111.2.2 Decomposed Function Cardinality 
Pattern Theory [23] treats robust complexity determination as the problem of finding 
a pattern. Pattern theory uses Decomposed Function Cardinality (DFC), proposed 
by Y. S. Abu-Mostafa as a general measure of complexity [27, p.128]. DFC is based 
on the cardinality of a function. The Pattern theory is based on two central ideas. 
The first is that the functions that the investigator wishes to learn, have low Decom-
posed Function Cardinality. The second is functions with low DFC are learnable 
with a relatively small number of samples. In this thesis, we will show that some 
of the results generated by the SOC minimization, have a low DFC as compared to 
other decomposition methods and hence could find important application in machine 
Learning, and particularly, in Pattern Theory. 
Decomposing a function involves breaking it up into smaller subfunctions. 
These smaller subfunctions are further broken down until all subfunctions will no 
longer decompose. For a given function, the number of ways to choose two sets 
of variables (the partition space) is exponential. The decomposition space is even 
larger, because there are several ways the subfunction can be combined and there 
are several levels of subfunction possible. The complexity measure that is used to 
determine the relative predictive power of different function decompositions is the 
Decomposed Function Cardinality. 
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III.2.3 SOC minimization for Machine Learning 
The core idea of both the Curtis decomposition and the SUM-OF-GDEG mini-
mization approach of SOCMIN, is to look for certain patterns in data. In Curtis 
decomposition these patterns are in columns of the map corresponding to the co-
factors of the bound set [30). In our SOC minimization approach in SOCMIN, the 
patterns are based on certain rules of Boolean Algebra. 
Let us observe that both in Curtis decomposition and the SUM-OF-GDEG 
minimization approach of SOCMIN, the central idea is to minimize certain cost of 
the circuit. Traditionally, in any minimization one calculates the number of terms 
and the number of literals. In our case, we calculated additionally the total DFC as 
a sum of DFC of all non-decomposable blocks (this is an upper bound approximation 
of real DFC). 
Now, let us discuss why SOC minimization has important applications to 
Machine Learning. The data used in Machine Learning problems have an extremely 
high percent of don't cares, which are combination of argument values for which the 
function value is not specified. The missing data can be represented as don't cares. 
Most of the minimizers like EXMIN or EXORCISM gives inferior results when there 
is an extremely high percentage of don't cares [23]. Espresso performs better than 
most other logic minimizers in those cases. 
The most important advantage of SOCMIN is that it gives very high quality 
solutions for very strongly unspecified functions. The higher the percentage of don't 
cares in a function, the better is the quality of the solution provided by SOC MIN. 
And as the solution given out by SOCMIN is always better or equal to Espresso, 
this gives a better edge to SOCMIN over other minimizers for Machine Learning 
applications. 
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Another important property needed for machine learning is simultaneous 
classification of patterns to more than two categories (we want not only to distinguish 
a "friend from foe" airplane, but you want to learn its orientation, speed, etc.). 
This is nothing but the concurrent minimization of switching functions with many 
outputs in Logic Synthesis. Current FLASH operates on single-output functions, 
but SOCMIN works with multi-output functions. There are many decomposers that 
decompose multi-output functions, but all of them have been designed for circuit 
design. One needs a minimizer for strongly unspecified multi-output functions. 
SOCMIN satisfy the multi-output requirement and it can also be easily extended to 
handle the multi-valued input functions. 
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CHAPTER IV 
CDEC GATE AND CDEC IMPLICANTS 
The following chapter introduces the Condition Decoder gate or the GDEG 
gate of the Cypress CY7C961 and the implicants formed by the CDEC gate called 
the Condition Decoder implicants or the CDEC implicants. 
IV .1 The Condi ti on Decoder gate 
A single state macrocell of the Cypress CY7C961 is triggered by a single 
CDEC gate. Therefore, the excitation function of the macrocell in Figure 8 has 
to be a CDEC implicant. In order to realize excitation functions f that are not 
CDEC implicants, a decomposition off to a sum of CDEC implicants is necessary. 
Figure 8 shows the realization of a function f being the sum of several single CDEC 
implicants. 
A Boolean function f that is the sum of n CD EC implicants can be realized on 
the CY7C961 as shown in Figure 7. Each CDECimplicant I Mi, ... , I Mn is realized 
with a single CDEC gate and a state macrocell of the type START. An additional 
CDEC gate with a state macrocell n+l becomes necessary and as a result, the 
function f is available at the output of the state macrocell n+l. Let us assume that 
the input of the state macrocells 1, ... , n are available at the time interval ti. The 
output of a START cell has a delay of one clock cycle compared to the output of 
the corresponding CDEC gate. Therefore, the outputs of the macrocells 1, ... , n are 
available at the time interval ti+i, and the output of macrocell n+l at ti+2· This 
CDEC gate 
~;IDi----
Figure 7. CD EC gate 
-[1)EC1 
=BzECn 
state 
macro-
cell n+ 
Figure 8. Boolean function f as a SOSC. 
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fsosc 
additional delay times of one clock pulse has to be considered in the timing diagram 
of the state machine synthesis, if a sum of single CDEC functions has to be realized 
on the chip. The input array of the CY7C361 is based on the Condition decoder 
CDEC gate, shown in Figure 7. 
The Condition Decoder of the CY7C361 forms a a product of a product term 
and the complement of a product term, ( CDEC = P · Q, where P and Q are product 
terms). In other words, it forms a product of the product and a sum over the input 
field. The sum term is obtained by inverting the inputs to Q. In a conventional PLA 
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Figure 9. Realization of SOSC forms with the CY7C961. 
or PLD device, only P would be present in the first array and the output and the 
feedback would be encoded by a second programmable or fixed array. The speed of 
the state machines is limited mainly by the feedback. 
Since there is immediate feedback information in the input field, multiway 
fork and join operations can be performed using this type of Condition Decoder. 
In other words, the Condition Decoder is used to control or gate the token being 
passed from macrocell to macrocell. In contrast, a traditional PLD or PLA requires 
more logic because the array is used to encode the gates. 
Each Condition Decoder has a miser bit in its sum term path. If the term 
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is not used, the miser bit is automatically programmed. The miser bit completely 
disconnects the product term and replaces it with a logic HIGH. This results in 
power saving. 
The input array has 41 Condition Decoders: one global reset decoder, 8 local 
reset decoders, and 32 macrocell decoders. The array has 44 true/complement input 
pairs, 88 inputs total. 
IV.2 CDEC Implicants 
The input array of the GY7G361 is based on the Condition Decoder GDEG 
gate. The basic concept of the CDEC synthesis is that of the CDEC implicant. 
CDEC implicant is an implicant that can be realized with a single CDEC gate. 
We need to introduce some basic concepts and definitions to understand CDEC 
implicants. 
IV.2.1 Definitions 
The following basic concepts and definitions are introduced to to grasp the concept 
of CDEC implicants. 
Definition IV. 1: Let /(xi, x2, ..• , xn) be a switching function and h(x1, x2 , ••• , xn) 
be a product of literals. If f covers h, then his said to imply f, or his said to be an 
implicant off. The implication is often denoted h -t f. 
Example IV. 1 If f = ab + cd and h = abc, then f covers h and h implies f. This 
is shown if Figure 10. 
Definition IV. 2: A prime implicant p of a function f is a product term which is 
covered by f, such that the deletion of any literal from p results in a new product 
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Figure 10. Karnaugh map for h implies f 
which is not covered by f. Alternatively stated, p is a prime implicant if and only 
if p implies f, but does not imply any product with fewer literals which in turn also 
implies f. The set of all prime implicants off will be denoted by P. 
Example IV. 2 ab is a prime implicant off= ab+ ae +be, since it is covered by 
f and neither a nor y alone implies f. This is shown in Figure 11. 
Example IV. 9 Consider the Karnaugh map of Figure 12a where the function f is 
given by the minterms abed, abed, abed, abed, abed, abed, abed, abed. 
The set of all prime implicants off is P = (aed, abe, bd, acd, abc, bed). This is 
shown in Figure 12b. Note that abd is not a prime implicant since it implies bd. 
Definition IV. 9: A prime implicant p of a function f is said to be an essential 
prime implicant if it covers at least one minterm of f which is not covered by any 
other prime implicants. Since every minterm of f must be covered by an expression 
for f, all essential prime implicants must be contained in any irredundant expression 
for the function. 
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Figure 11. Kamaugh map for prime implicants 
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Figure 12. Karnaugh map for prime implicants 
IV.2.2 CDEC Implicants 
The concept of CDEC gate synthesis is based on CDEC implicants. A CDEC 
implicant is an implicant that can be realized with a single CDEC gate. It has an 
AND-part and a NAND-part sometimes called an OR-part, since abed= ab(c + d). 
A CDEC implicant is represented in the computer as a pair of cubes: (AND-part, 
N AND-part). Analogously to prime and essential prime product implicants, prime 
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Figure 13. CDEC implicant. 
and essential prime CDEC implicants can be defined. 
Definition IV. 4: A CDEC implicant is an implicant of the form P * Q where P 
and Q are product terms. 
Definition IV. 5: A prime CDEC implicant is a CDEC implicant that is not 
totally included in any other CDEC implicant. 
Definition IV. 6: An essential prime CDEC implicant is a prime CDEC impli-
cant that covers a minterm that is not covered by any other CDEC implicant. 
A CD EC-implicant is the generalization of the concept of a product implicant. 
Product implicants and prime implicants are CDEC-implicants as well. 
Example IV. 4 Let us illustrate a CDEC-implicant for one CDEC gate as shown 
in Figure 13. Let the function be given by minterms 0101, 0111 and 1111. We 
need two prime implicants to cover this function. The CDEC implicant is given by 
f = bd * ac where the AND part is bd and the N AND part is ac. This can be put 
in one CD EC gate. 
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CHAPTER V 
FORMULATION OF THE SOC MINIMIZATION PROBLEM 
Standard minimizers for Boolean functions (such as Espresso from U.C. 
Berkeley) minimize a function f to a sum of product terms (SOP). The CDEC 
minimization results in a SUM-OF-CDEC implicants(SOC). In general, the repre-
sentation as a sum of CDEC implicants consists of a smaller or equal number of 
CDEC terms compared to the number of product terms in the SOP representation. 
In other words, the exact SOC representation of function f has never more gates 
than a SOP of this function. 
An approach to minimize Boolean functions fusing CDEC gates is outlined 
below. The result is a representation off as a sum of CDEC implicants. 
1. Generate all prime implicants of function f (Espresso). 
2. Factorize the prime implicants to prime CDEC implicants. 
3. Solve the covering problem with true minterms as columns and prime CDEC 
implicants as rows, such that the number of CDEC implicants is minimal. 
This approach, used in the Cypress Development System for the CY7C361 (8] 
has several drawbacks. 
1. First and most importantly, since not all prime cdec-implicants can be gener-
ated by factoring prime implicants, the minimum covering with prime cdec-
implicants (called cdec covering from now) will be lost. 
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Figure 14. Approaches to the Minimization using CDEC Gates. 
32 
2. The generation of prime cdec-implicants based on standard factoring proce-
dures is not efficient. 
3. Since the number of prime cdec-implicants is much larger than that of prime 
implicants, the covering table of large size is created, which cannot be solved 
even for functions for which exact minimal prime covering would be feasible. 
4. Using minterms in the table additionally limits the size of the problems that 
can be solved. 
Our first observation is that in order to generate all prime cdec-implicants one 
has to start from some product implicants that are not necessarily prime implicants. 
Let us illustrate this fact on some examples. 
Example V. 1 An example where the approach based on prime implicants can 
not find the minimum CDEC cover is given in Figure 14a. The function f can be 
represented as the sum of three prime implicants according to Equation 3. Based on 
33 
these three prime implicants, f can not be further factorized to GDEG implicants. 
The GDEG realization consists of 3 GDEG gates and the GDEG implicants are 
identical to the prime implicants. 
f = cd + abc + abd (3) 
However, the function f can be realized with only two GDEG gates. The 
minimal solution can be obtained by the factorization of implicants that are not 
primes, as shown in Figure 14b and Equation 4. The two GDEGimplicants resulting 
from the minimization are ac(bd) and ad( cb): 
f = abc + acd + acd + abd = ac(b + d) + ad(c + b) = ac(bd) + ad(cb) (4) 
Two important principles can be learned from this example: 
1. Prime cdec-implicants must be created not only from prime implicants, but 
also from some product implicants included in prime implicants. 
2. Essential prime implicants are useful to create essential prime cdec-implicants, 
that are next included in the exact minimum cdec cover. 
Observation 1 can be used in an algorithm to create all cdec-implicants. 
Observation 2 can be used in both exact and approximate algorithms to find cdec 
coverings more efficiently by finding essential and secondary essential cdec-implicants 
first, and thus reducing the coloring graph used for combinatorial selection. Our 
approach is based on graph coloring, rather than on covering. 
The basic exact minimization algorithm for a single output network with OR 
gate in the first level and CDEC gates in the second level may be created similarly 
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to the classical two-level AND-OR network minimization algorithm: 
1. Find all prime cdec-implicants. 
2. Find the covering of all true minterms with prime cdec-implicants (found in 
step 1) that minimizes the number of cdec-implicants (or the total cost of 
literals in prime cdec-implicants). 
This kind of exact approach can be used only for functions with a small num-
ber of input variables. The number of prime cdec-implicants increases rapidly with 
the number of min terms, especially for functions with many don't cares. It is well 
known that the set of prime cdec-implicants can become too large to enumerate even 
if it is possible to find the exact minimum cover [26]. Similar property can be shown 
for prime CDEC.implicants. Results of this kind limits the application of algorithms 
based on generating all primes or prime cdec-implicants. Also, removing primes in-
cluded in prime CDEC.implicants can lead to a loss of CDEC cover with minimum 
literal cost. In addition, the covering problem is NP-hard. Some problems that lead 
to extremely hard to solve covering problems have been constructed. It results then, 
that there are two reasons why the current approaches to exact minimization will 
meet limited success. 
In this chapter, we will introduce a new method to solve the covering prob-
lems without generating prime cdec-implicants. Therefore, the new approach pre-
sented here is based on a new kind of graph coloring algorithm, similar to the one 
in [9], [10] and [11]. We reduce the covering problem to the graph coloring problem. 
Instead of solving the covering problem with prime cdec-implicants, we solve the 
coloring problem for a graph whose nodes correspond to minterms or some impli-
cants of a new type. Therefore, we solve one NP-hard problem (graph coloring) 
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instead of two NP-hard problems (the generation of prime cdec-implicants and the 
covering). 
Graph-coloring problems can be solved using heuristic, non backtracking 
algorithms for an approximate minimization, or optimal backtracking algorithms 
for an exact solution with the minimum number of implicants. In graph theory 
literature, methods are presented that trade-off quality for speed [12) [13) and are 
applicable for large graphs. In Chapter VI, a new heuristic algorithm is used to 
solve the Graph CDEC-Compatible Coloring Problem. This algorithm is used to 
minimize single-output Boolean functions in a sum of CDEC form. 
The graph for coloring is created with any cubes from the ON-set of the 
function fas vertices. These can be either minterms M, (disjoint) product implicants, 
minimal product implicants (product of all prime implicants covering M), or disjoint 
minimum implicants PI [4] [9] [10]. The advantage of using minterms is the warranty 
of the optimum solution, the disadvantage is the size of the graph for functions with 
a high number of inputs. If the number of inputs is N, the number of minterms is 
of the order of 2N-1 , and the graph will be too big to construct. The advantage 
of using arbitrary disjoint cubes is the improved execution speed, but therefore, 
the minimum CDEC cover is lost. The algorithm presented in Chapter VI, starts 
from minterms, disjoint cubes, minimum implicants or arbitrary cubes in order to 
construct the graph. 
The CDEC implicants from the sum of CDECs solution can be: prime CDEC 
implicants (to minimize power or/and increase routability), or arbitrary CDEC im-
plicants. The fast algorithm presented here returns the quasi-minimum cover of 
prime CDEC implicants. 
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CHAPTER VI 
THE CONDITIONAL GRAPH COLORING 
Boolean functions fare implemented as arrays (sets) of cubes. The following 
notation will be used: ON(f) is the set of ON-cubes off, OFF(f) is the set of 
OFF-cubes, and DC(f) is the don't care set off. A Cube Ci is a string of O's, l's, 
X's, and e's; it represents a product of literals of the function f. An implicant of a 
function is an arbitrary subset of its ON-cubes and DC-cubes. A product implicant 
is an implicant being a cube. A prime implicant is a product implicant which is not 
included in any other other implicant of that function [4]. Standard notions of liter-
als, sum of products, essential and secondary essential prime implicants, consensus, 
sharp, disjoint sharp, intersection and Hamming distance of cubes will be used. The 
cubes Ci below can be of any kind, if not mentioned otherwise. 
VI.1 Supercube Operation 
The main cube operator used in the minimization algorithm is the super-
cube [4]. The supercube of two cubes Ci and C; is denoted by Ci l!J C;. The literals 
of the Cube Ci and C; are encoded as shown in Table II. When the positional 
cube notation is used, the supercube operator corresponds to the component-wise 
Boolean OR of the two cubes. This is the smallest cube that includes both Ci and 
C;. In other words, the supercube Ci l!J C; is obtained by an OR operation of the 
single literals of Ci and C;. Figure 15 shows an example of the supercube of the 
cube Ci and C;. 
a 
TABLE II 
Literal Encoding 
j literal I encoding I meaning 
0 
1 
x 
E 
d 
.. ........ ..,_ 
) 
, ' 
l 1 
" \.. L I 
) I 
I 
Ci= XlOl 
(a) 
10 
01 
11 
00 
-- _..., 
, ' 
1 
I \.. L 
I 
I 
C; = XllO 
logic "O" 
logic "1" 
don't care 
is not 
Ci= XlOl 
s 
C3 = XllO 
Ci SC;= XlXX 
(b) 
Figure 15. Supercube of two cubes Ci and C;. 
Example: Ci= XlOl, C; = XllO, Ci l±l C; = XlXX 
VI.2 Conditionally Compatible Cubes 
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In order to formulate the CDEC compatible graph coloring problem the fol-
lowing definitions are presented. The cubes C can be minterms, (disjoint) product 
implicants, minimal product implicants, or disjoint minimum implicants. 
Definition VI. 1: Two cubes Ci E ON(!) and C; E ON(!) are said to be of 
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distance-1 if there is exactly one variable Ck E Ci and C; which has different sets 
of truth values. 
Definition VI. 2: Two cubes Ci E ON(!) and C; E ON(!) are compatible if 
their supercube Ci S C; does not overlap with any Cube Ck E OF F(f) (i. e. does 
not include a false minterm). 
(Ci l±J C;) n OF F(f) = 0 => Ci and C; are compatible (5) 
These cubes can be combined to one CDEC implicant with their supercube SUi; = 
Ci l±J C; as the AND-part (the NAND-part is 0). 
Definition VI. 3: Given are two cubes Ci E ON(!) and C; E ON(!) and their 
supercube SUi; = Ci l±J C;. If the supercube SUi; overlaps with OFF(f), the 
intersection is called the OFF-part OFF P(SUi;) of the supercube SUi;· 
OFFP(SUi;) =OFF n suij (6) 
The supercube l!J C, of all cubes of the OFF-part OFF P(SUi;) is denoted 
c,eOFFP(SU1;) 
by SOFFP(SUi;). 
Definition VI. 4: Two cubes Ci and C; are called conditionally compatible if 
SOF F P(SUi;) does not intersect Ci nor C3. Such cubes can be combined to one 
CDEC implicant (SUi; · SOF F P(SUi;)), with cube SUi; as the AND-part and 
cube SOF F P(SUi;) as the NAND-part. The cube SOF F P(SUi;) is called the 
condition cube under which Ci and C; are conditionally compatible. 
Definition VI. 5: Two cubes are incompatible if they are not compatible nor con-
ditionally compatible. Such cubes cannot be combined to a single CDEC implicant. 
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Definition VI. 6: The set IT of cubes is called a set of compatible cubes if each 
pair Ci, C; E IT, is either compatible or conditionally compatible with respect to 
the same condition cube SOF F P( l!J Ci)· The set IT can be described by a single 
CiEil 
CDEC implicant: 
(AND part, NAN D part) = ( l:!:J Ci , SOF F P( l:!:J Ci)) (7) 
CiEil C,:EII 
Example VI. 1 Let us illustrate the definitions with an example shown in Fig-
ure 16. The Boolean function f is represented by the cubes 
f = abed+ aed + aed + abed (8) 
Let C1 = abed, C2 = aed, C3 = aed, C4 = abed. 
We will show the example for a pair of compatible cubes, a pair of conditional 
compatible cubes, a pair of incompatible cubes and a pair of distance-1 cubes. The 
cubes C2 and C3 are compatible, because their supercube C2 l±J C3 = cd does 
not intersect the OFF-set off. The cubes C1 and C2 are conditionally compatible 
under the condition cube SOFFP(ac) = abed. Their supercube C1 l±J C2 = ac 
overlaps with the OFF-set off. Therefore the OFF-part of C1 l±J C2 is given by 
OFF P(C1 l±J C2 ) =abed. However, SOFFP(ac) does not overlap C1 nor C2 • The 
cubes C1 and C4 are not compatible, because their supercube C1 l±J C4 = b overlaps 
with the OFF-set off and the supercube of the OFF-part of C1 l±J C4 overlaps 
with the cubes C1 and C4 • Sets of conditionally compatible cubes are: {C1 , C2} and 
{ C3 , C4}. The cubes C1 and C2 are of (Hamming) distance-1, as there is exactly 
one variable d that has different sets of truth values while the C1 and C4 are not of 
distance-1, as there are three variables a, e and d that have different sets of truth 
values (Hamming distance = 3). 
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C4 
Figure 16. Examples of (conditionally) compatible cubes. 
Vl.3 Conditional Graph Coloring 
The input of the Conditional Graph Coloring algorithm is the non-ordered 
graph GCCC = (SPI, SNE, SCE), where SPI is the set of nodes corresponding to 
product implicants (in particular, minterms) of function f. SNE is the set of non-
directed normal edges and SCE is a set of non-directed conditional edges between 
the nodes. Two nodes P Ii E SP I and PI; E SP I are connected by a normal edge 
if P Ii and PI; are incompatible. Such cubes must be colored with various colors. If 
there is no edge between nodes, these nodes can be colored with the same color. P Ii 
and PI; are connected by a conditional edge if P Ii and PI; are compatible under 
the condition indicated by the label of the edge. The label l(SCi) of the conditional 
edge connecting the nodes P Ii and PI; represents the SOFFP(SUi;). If P Ii and 
PI; have no other conditional edges, the two nodes are compatible without any 
condition, that means, the label of the conditional edge is not important and the 
nodes can be colored with the same color. The labels of the set {SCi, ... , SCi+k} 
(k ~ 2) of conditional edges SCi E SC E have to be taken into account only if 
the set of nodes {PI;, ... , P I;+i} (l 2:: 3) connected by {SCi, ... , SCi+k} is 
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selected to be colored with the same color. This is only possible if the supercube of 
all the labels l(SCi, ... , SCi+k) does not intersect any of the nodes from the set 
{PI;, ... , P l;+z}. 
Example VI. 2 Figure 17a illustrates a minimum cover with CDEC.implicants in 
a Karnaugh map. These CDEC.implicants were created by CDEC.compatible color-
ing of the nodes of the graph from Figure 17b. Color A describes a CD EC.implicant 
abed. Color B corresponds to a CDEC.implicant cda b. Color C corresponds to 
a CDEC.implicant bea d. Color D corresponds to a CDEC.implicant abed. The 
nodes of the graph correspond to the minterms in the Karnaugh-Map. The inter-
rupted edges labeled with a cube are the conditional edges with their label given by 
the cube associated to the edge, and the continuous edges are the normal (uncondi-
tional) edges. An unconditional edge means that the respective nodes it links must 
be colored with different colors. A set of nodes that has the same color describes 
a CDEC.implicant. For instance, the nodes given by the minterms 0111, 0110 and 
1111, respectively, are colored with a single color, color C. The supercube of all those 
nodes is 0111 1±1 0110 1±1 1111 = XllX. The only cube in OFF n XllX is 1110, 
which does not overlap with minterms 0111, 0110, and 1111. In this example the 
number of primes from the minimum cover equals the number of CDEC.implicants 
from the minimum coloring. However, in a similar example with excluded minterms 
1100 and 1011, the minimum prime cover includes three implicants, while the min-
imum CDEC cover includes only two (those described by colors B and C above). 
As we see, the solution found in exact coloring has the minimum number of terms, 
but not necessarily the minimum number of literals. Other coloring would find the 
minimum literal cost solution a cd + abe + abc + bed. 
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a) cd 
ab"' 00 01 11 10 
00 I I I 1 
01 1 1 color C 
color 
color B color D 
Figure 17. CDEC implicants and graph GCCC. 
Example VI. 3 Using this method to function from Figure 18c will lead to coloring 
nodes C1 and C2 with color A and nodes C3 and C4 with color B, which leads to 
exact CDEC cover from Figure 18b. 
10 
01 11 10 
2 
(a) 
3 
CDEOi 
(b) (c) 
Figure 18. Function to demonstrate that the minimum SOC cannot be 
obtained by factorization of primes 
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C4 
Example VI. 4 Results with better literal cost can be obtained when a node is 
allowed to be colored with several colors, which is called multi-coloring. Multi-
coloring of nodes for the function from Figure 17a would create, among others, 
a solution cda b + abc d + cda b + abc d. This method creates larger CDEC 
implicants, therefore, the above solution has no hazard in ones. One can also observe 
that the minimum literal cost solution for the function from Figure 17a could not be 
found using a covering algorithm with prime CDEC implicants, since all the primes 
from this solution are included in some prime CDEC implicants. This gives one 
more argument for our graph-coloring approach. 
While proving the exactness of minimum literal cost solution by the Com-
patible Multi-Coloring Algorithm is more involved, the exact minimization of the 
number of CDEC implicants is based on the following Theorem 1. 
Theorem 1. If graph GCCC is created with minterms and the conditional coloring 
of GCCC has the minimum number of colors (is exact), then the CDEC covering 
created from this coloring has the exact minimum number of CDEC-implicants. 
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Restriction-Vector 
8 IA le la I 
~ 
3-Color-Restriction 
Figure 19. Color-Restriction-Vector of a node 
The basic idea of GCCC coloring is to color successively the most restricted 
nodes with the most normal edges by choosing the color that results in the smallest 
number of Color-Restrictions for all other nodes. 
VI.3.1 Definitions 
The following definitions are presented for the Conditional Graph Coloring algorithm 
Definition VI. 1: A Color-Restriction of a node P Ii is a labeling of P Ii with 
a complement of a color that P Ii is not allowed to be colored with. The Color-
Restriction of a node P Ii results from a coloring of node PI; ( i "# j) with c. 
Definition VI. 8: A node P Ii of the Graph GCCC is associated with a Color-
Restriction-Vector that includes all the Color-Restrictions of node Ph The 
Color-Restrictions result from the coloring of other nodes of the Graph and are 
the colors that node P Ii is not allowed to be colored with. 
Definition VI. 9: AZ-Color-Restriction of a node P Ii is the labeling of P Ii with 
a Color-Restriction-Vector having Z elements. 
Figure 19 shows an example of a node P Ii with a 3-Color-Restriction. Node 
P I1 cannot be colored with colors A, C, and G. When node P Ii is colored in the 
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k 
Candidate ,/' -------- I rrn ' 
0 1 2 3 4 
c 
Colors ~ I ~ 
A I 0 0 2 2 1 
A, B or C ~ B I 
0 0 2 1 0 
c 0 0 1 1 0 
~ "r!/ c Color-Restriction-Matrix 
fJcfJ for Candidate node ~I 
Figure 20. Color-Restriction-Matrix for a node 
algorithm, the Color-Restriction-Vector is determined or updated for every adjacent 
node PI;, i -:f. j. 
Definition VI. 10: The Color-Restriction-Matrix of a node P Ii is a matrix that 
includes as columns all the Z-Color-Restrictions of nodes PI;, i =f:. j resulting from 
a coloring of P Ii i =f:. j with the color Ci representing the rows of the matrix. 
If the index of the column is denoted with k and the index of the row is 
denoted with can element acA: of the Color-Restriction-Matrix indicates how many 
k-Color-Restrictions result from the coloring of the node P Ii i -:f. j with the color c. 
Example VI. 5 Figure 20 gives an example of a Color-Restriction-Matrix of the 
node P I 1. It assumed that node P I 1 can be colored with A, B or C. The edges in 
Figure 20 are normal edges and the Color-Restriction-Vectors of the nodes 2 ... 6 
are shown besides the nodes. If node 1 is colored with A, node 2 would be re-
labeled to A D (2-Color-Restriction), node 3 would be re-labeled to A C D (3-
Color-Restriction), node 4 would be re-labeled to A B D (3-Color-Restriction), 
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node 5 would be re-labeled to A B C D (4-Color-Restriction), and node 6 would 
be re-labeled to AC (2-Color-Restriction). Thus new labeling would have one node 
with a 4-Color-Restriction, two nodes with a 3-Color-Restriction and two nodes 
with a 2-Color-Restriction - as in the fist row of the matrix. Similarly, if node 1 is 
colored with C, node 2 would be re-labeled to CD, and node 4 would be re-labeled 
to B C D. As it can be seen in Figure 20 the best coloring of node P 11 is color C, 
because in this case the Color-Restriction-Matrix is minimal. The coloring of P I1 
with A results in a 4-Color-Restriction whereas the highest Color-Restriction for the 
coloring with B or C are 3-Color-Restrictions. The coloring with C is better than 
the coloring with B because C has in the matrix the 2-Color-Restriction of 1 while 
B has the 2-Color-Restriction of 2. 
Definition VI. 11: The maximal Z-Color-Restriction of all colors c in the Color-
Restriction-Matrix of a node P Ii is called the Max-Z-Color-Restriction. 
Definition VI. 1 ~: A Color-Set is the set of all colors that have been colored to 
the nodes of the graph GCCC in the algorithm. 
Definition VI. 19: The CDEC-Compatible-Set is the set of all nodes or impli-
cants that can form one CDEC-implicant. 
Definition VI. L/.: Each color c;, being assigned to the nodes, is associated with 
a Color-Compatible-CDEC-Set which comprises of all the nodes of the graph 
GCCC, which are assigned that same color c;. This means that, the supercube of 
the OFF-part of all cubes, SOFFP, does not intersect the ON cubes. The nodes in 
the Color-Compatible-CDEC-Set form one CDEC-implicant. 
Definition VI. 15: The Probable-Color-Set comprises of all the allowed colors 
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that a node can be colored with. These are the colors that are present in the Color-
Set and not in the Color-Restriction-Vector. the compliment of the intersection of 
the Color-Set and the Color-Restriction-Vector gives the Probable-Color-Set. 
Definition VI. 16: A Candidate Node Pii is a (non-colored) node of the graph 
GCCC that is a candidate for the next coloring. 
The evaluation whether P Ii is a good candidate for the next coloring is based on 
the criteria: 
(1) the maximal Z-Color-Restriction of the candidate, 
(2) the degree of normal edges, 
(3) the Color-Restriction-Matrix, 
( 4) the degree of conditional edges. 
Definition VI. 11: A Candidate Color is a color Ci with which the Candidate Node 
P Ii can be colored. That means, Ci is not included in the Color-Restriction-Vector 
of Ph The Candidate Color is chosen from the Probable-Color-Set according to 
the following Candidate-Color-Criteria. 
(1) The Candidate node, if colored with the chosen Candidate color, has to 
form a CDEC-Compatible-Set with all the other nodes in the Color-Compatible-
CDEC-Set. 
(2) If more than one color satisfies condition 1, then Choose the color which 
gives the minimal Color-Restriction-Matrix. 
( 3) If more than one color, then choose the lowest color. 
In the graph coloring algorithm the selection of nodes to be colored next 
is done according to the minimal Max-Z-Color-Restriction. That means, that this 
is the first criterion to choose the node and the color. If there is an equality in 
48 
the Max-Z-Color-Restriction, then all the other Z-Color-Restrictions of the Color-
Restriction-Matrix are taken into account as it is shown in the above example. 
Vl.3.2 The Conditional Graph Coloring Algorithm 
step 1: 
• Choose the first node according to the following criteria: 
- Select the first node to be colored with the first color by taking a node 
with the highest degree of normal edges. 
- If more than one node with the same degree in this set, then choose the 
node with the highest degree of conditional edges from this set. 
- If more than one node in this set, then choose the smallest node from 
this set. 
• Assign the first color to the first node. 
step 2: 
• Make entries of the complement of the chosen color in the Color-Restriction-
Vector of the nodes which are connected by a normal edge to the selected 
node. 
• Make entry of the chosen node in the Color-Compatible-CDEC-Set of the 
chosen color. 
• Remove the colored node from graph GCCC. 
step 3: 
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• Choose the Next Candidate node according to the Candidate-Node-criteria. 
• Determine the Probable-Color-Set for the Candidate Node. 
step 4: 
• Choose the next Candidate color from the Probable-Color-Set according to 
the Candidate-Color-Criteria and assign it to the candidate node. If all the 
colors in the Probable-Color-Set are exhausted, choose a new color. 
• Enter the colored Candidate Node to the Color-Compatible-CDEC-Set for the 
Candidate color. 
• Enter the Candidate Color to the Color-Set. 
step 5: 
• If there are still non-colored nodes in the graph GCCC, go to step 2. 
Vl.4 Conditional Graph Multi-Coloring Algorithm 
The following definition is needed for the Multi-Coloring algorithm. 
Definition VI. 18: Each node is assigned a Multi-Color-Vector, which comprises of 
all the allowed colors, that the node can be colored with. This means that the 
node has to form a CDEC-Compatible-Set with all the other nodes in the Color-
Compatible-CDEC-Set of all the allowed colors. 
VI.4.1 Algorithm 
Only the step 4 from the previous algorithm is changed. Instead of just choosing 
cde 
a~000001011010110111101100 
i_i_i_i i_i I I_ 
00 
~ 
I ~0 ~ ~ ~ 
CU;= ¢ I \ "© 
v I '\ \ J / \ 0 
~~ ~ 
Figure 21. Implicants and graph GCCC. 
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one Candidate color, choose all candidate colors from the Probable-Color-Set, which 
when assigned to the candidate node, forms a CDEC-Compatible-Set with all the 
other nodes in the Color-Compatible-CDEC-Set of all colors. The colors are chosen 
from the Probable-Color-Set in the order of increasing minimal Color-Restriction-
Matrix. 
Form the Multi-Color-Vector for each Candidate node. The Multi-Color-
Vector gives all the colors a node can be colored with. 
Example VI. 6 Let us illustrate all the steps in each pass of the Conditional Graph 
Coloring algorithm with an example. The function is represented by the cubes shown 
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Mu ti- Pass of the Algorithm 
Color Color- Nodes Vector I II III IV v VI VII VIII IX 
B B,D 1 
3,3 2,3 2,2 1,2 0,2 0,1 0,0 0,0 [),( A A A,C A,C A,C A,C A,C A,C 
D D 2 
5,3 4,3 3,3 ~ A A,B A,B,C 
B B,D 3 
2,5 1,5 1,4 1,3 0,2 0,2 0,1 o,o 0,0 
A A A A A A A A,C A,C 
D C,D 4 
4,5 3,5 2,5 2,4 1,3 1,2 ~ A A,B A,B A,B A,B A,B 
c c 5 5,2 4,2 3,2 2,2 1,2 ~ A A,B A,B A,B,D A,B,D 
c c 6 6,2 5,2 )( A A,B 
A A 7 
7,0 6,0 5,0 5,0 ~ B B,C B,C,D 
A A 8 ~ 
B B 9 
6,3 ~ 
B B 10 
3,4 3,3 2,2 2,1 2,1 1,1 0,1 x A A,C A,C A,C A,C A,C 
Nodes Colored 8,9 6 2 7 5 4 10 1 3 
Color-Set A,B A,B,C ~.B,C,D A,B,C,D ~.B,C,D ~.B,C,D A,B,C,D A,B,C,D A,B,C,D 
Probable-Color-Set empty empty empty A c C,D B,D B,D B,D 
A 8 8 8 8,7 8,7 8,7 8,7 8,7 8,7 
Color-Compatible- B 9 9 9 9 9 9 9,10 9,10,1 J,10,1,: 
CD EC-Set c 6 6 6 6,5 6,5,4 6,5,4 6,5,4 6,5,4 
D 2 2 2 2 2 2 2 
Figure 22. Entries made in each Pass of the algorithm 
in the Karnaugh map in Figure 2la. Let the cubes OxOOO, lxOOO, OxOOl, 11001, 
OxOll, lxOll, OxllO, lxllO, 01101, lxlOO be represented by 1,2, ... ,10 respectively. 
The graph GCCC with the normal edges represented by solid line and the conditional 
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0 1 2 3 
1 c~ 
D 0 0 0 1 
Color-Restriction-Matrix 
for candidate node 4. 
AC 
ACD 
Figure 23. Restriction-Vector-Matrix for node 4 during Pass VI 
edges represented by dotted line is shown in Figure 21b and c respectively. 
The table shown in Figure 22 shows the entries for the respective parameters 
for each node in each pass of the algorithm. Under each pass for each node, there 
are two rows, the first one represents the number of normal edges and the number 
of conditional edges in graph GCCC. For example the entry 4,5 in Pass I for Node 
4 describes that, for node 4, the degree of normal and conditional edges in graph 
GCCC are 4 and 5 respectively. The second row represents the colors in the Color-
Restriction-Vector. These are the colors that the node cannot be colored with. For 
example the entry A,B,D in Pass IV for node 5 describes that these are the colors 
that node 5 cannot be colored with. 
Pass I: 
1. • Node 8 is chosen as the first node out f nodes 7 and 8, as both have the 
same degree, and node 8 has a higher degree of conditional edges. 
• Assign new color A to the first selected node 8. 
2. • Enter the compliment of color A, A, to the Color-Restriction-Vector of 
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nodes 1,2,3,4,5,6 and 9, which are connected by a normal edge to node 8. 
• Enter the chosen node 8 in the Color-Compatible-CDEC-set for color A. 
• Remove node 8 from graph GCCC. 
3. • Nodes 1,2,3,4,5,6,9 all have same Z-Color-Restriction-Vector(A), and out 
of this set of nodes, node 6 and 9 have same degree of normal edges(6), 
and out of this set, node 9 has higher degree of conditional edges. Hence 
node 9 is chosen as the candidate node. 
• The Probable-Color-Set is empty for node 9 as all the colors in Color-
Set(A) are in the Color-Restriction-Vector(A). 
4. • As the Probable-Color-Set is empty, a new color is chosen and assigned 
to the candidate node 9. 
• Enter the candidate node 9 to the Color-Compatible-CDEC-set for the 
Candidate Color B. 
• Enter the Candidate Color to the Color-Set. 
5. As there are still non-colored nodes in graph GCCC, go to step 2 and continue 
with next pass of the algorithm. 
Pass II: 
1. Skip step 1 and go to step 2. 
2. • Enter the compliment of color B, BA, to the Color-Restriction-Vector of 
nodes 2,4,5,6, and 7, which are connected by a normal edge to node 9. 
• Enter the chosen node 9 in the Color-Compatible-CDEC-set for color B. 
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• Remove node 9 from graph GCCC. 
3. • Nodes 2,4,5 and 6 all have same number of high Z-Color-Restriction-
Vector(2), and out of this set, node 6 is is chosen as the candidate node 
as it has a higher degree of normal edges( 5). 
• The Probable Color-Set is still empty 
4. • As the Probable-Color-Set is empty, a new color C is chosen and assigned 
to the candidate node 6. 
• Enter the candidate node 6 to the Color-Compatible-CDEC-set for the 
Candidate Color C. 
• Enter the Candidate Color C to the Color-Set. 
5. As there are still non-colored nodes in graph GCCC, go to step 2 and continue 
with next pass of the algorithm. 
Pass III: 
1. Skip step 1 and go to step 2. 
2. • Enter the compliment of color C C, to the Color-Restriction-Vector of 
nodes 1,2,7 and 10, which are connected by a normal edge to node 6. 
• Enter the chosen node 6in the 'Color~Compatible-CDEC-set for color C. 
• Remove node 6 from graph GCCC. 
3. • Node 2 is chosen as the Candidate node as it has the highest Z-Color-
Restriction-Vector(3). 
• The Probable Color-Set is still empty 
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4. • As the Probable-Color-Set is empty, a new color Dis chosen and assigned 
to the candidate node 2. 
• Enter the candidate node 2 to the Color-Compatible-CDEC-set for the 
Candidate Color D. 
• Enter the Candidate Color D to the Color-Set. 
5. As there are still non-colored nodes in graph GCCC, go to step 2 and continue 
with next pass of the algorithm. 
Pass IV: 
1. Skip step 1 and go to step 2. 
2. • Enter the compliment of color D fJ, to the Color-Restriction-Vector of 
nodes 5,6 and 7, which are connected by a normal edge to node 6. 
• Enter the chosen node 2in the Color-Compatible-CDEC-set for color D. 
• Remove node 2 from graph GCCC. 
3. • Node 7 is chosen as the Candidate node as it has the highest degree of 
normal edges. 
• The Probable Color-Set for node 7 has color A. This are the colors which 
are in the Color-Set and not in the Color-Restriction-Vector. 
4. • As the color A from the Probable-Color-Set satisfies the Candidate-Color-
Criteria, Candidate node 7 is colored with color A. 
• As the Color-Set already has Color A, this step is skipped. 
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5. As there are still non-colored nodes in graph GCCC, go to step 2 and continue 
with next pass of the algorithm. 
Pass V: 
1. Skip step 1 and go to step 2. 
2. • Enter the compliment of color A, A, to the Color-Restriction-Vector of 
nodes 1,3,4 and 5, which are connected by a normal edge to node 7. 
• Enter the chosen node 7 in the Color-Compatible-CDEC-set for color A. 
• Remove node 7 from graph GCCC. 
3. • Node 5 is chosen as the Candidate node as it has the highest Z-Color-
Restriction-Vector. 
• The Probable Color-Set for node 5 has color C. 
4. • As the color C from the Probable-Color-Set satisfies the Candidate-Color-
Criteria, Candidate node 5 is colored with color C. 
• As the Color-Set already has Color C, this step is skipped. 
5. As there are still non-colored nodes in graph GCCC, go to step 2 and continue 
with next pass of the algorithm. 
Pass VI 
1. Skip step 1 and go to step 2. 
2. • Make entry in the Color-Restriction-Vector 
• Make entry in the Color-Compatible-CDEC-set 
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• Remove node 5 from graph GCCC. 
3. • Node 4 is chosen as the Next Candidate node. 
• The Probable Color-Set for node 4 has color Band D. 
4. • As the candidate node 4 forms a CDEC-Compatible-Set with the nodes 
in Color-Compatible-CDEC-set for both colors C and D, the Color Re-
striction Matrix is determined. The Color-Restriction-Matrix gives one 
2-color-Restriction-Vector for color C and One 3-Color-Restriction-Vector 
for color D as shown in Figure 23. As color C gives the minimal Color-
Restriction-Matrix, it is chosen and assigned to candidate node 4. 
• As the Color-Set already has Color C, this step is skipped. 
5. As there are still non-colored nodes in graph GCCC, go to step 2 and continue 
with next pass of the algorithm. 
Pass VII 
1. Skip step 1 and go to step 2. 
2. • Make entry in the Color-Restriction-Vector 
• Make entry in the Color-Compatible-CDEC-set 
• Remove node 4 from graph GCCC. 
3. • Node 10 is chosen as the Next Candidate node. 
• The Probable Color-Set for node 10 has color Band D. 
4. • As the candidate node 10 forms a CDEC-Compatible-Set with the nodes 
in Color-Compatible-CDEC-set for both colors Band D, and as the same 
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minimal Color-Restriction-Matrix is obtained for both colors, the lowest 
color B is chosen and assigned to node 10. 
• As the Color-Set already has Color C, this step is skipped. 
5. As there are still non-colored nodes in graph GCCC, go to step 2 and continue 
with next pass of the algorithm. 
In a similar fashion, nodes 1 and 3 are assigned color B in pass VIII and IX. 
Finally, nodes 8 and 7 are assigned color A. Nodes 9, 10, 1 and 3 are assigned 
color B. Nodes 6, 5 and 4 are assigned color C and node 2 is assigned color D. The 
CDEC-implicants are illustrated in figure 24b. 
Example VI. 7 Let us illustrate the multi-coloring algorithm with the same pre-
vious example. From Pass I to Pass V, whatever Candidate color is assigned to 
the Candidate node is entered in the Multi-Color-Vector, as there is either only one 
color in the Probable-Color-Set or no color. In Pass VI, there are 2 colors C and D 
in the Probable-Color-Set for the Candidate node 4. As both the colors satisfy the 
Candidate-Color-Criteria for node 4, both C and D are entered in the Multi-Color-
Vector for node 4. Hence node 4 can be colored with both colors C and D. In Pass 
VII, there are 2 colors Band Din the Probable-Color-Set for node 10. But as node 
10 does not form a CDEC-Compatible-Set with the nodes in the Color-Compatible-
CDEC-Set for color D, after being colored with B, only color B is entered in the 
Multi-Color-Vector. In a similar fashion to Pass VI, nodes 1 and 3 are assigned 
colors B and D in the Multi-Color-Vector in Pass VIII and IX respectively. 
Finally, nodes 8 and 7 are assigned color A. Nodes 9, 10, 1 and 3 are assigned 
color B. Nodes 6, 5 and 4 are assigned color C and nodes 1, 2, 3 and 4 are assigned 
(b) 
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Figure 24. CDEC Implicants for Conditional Graph Coloring and 
multi-coloring algorithm 
59 
color D. The CDEC-implicants formed as a result of multi-coloring is illustrated in 
figure 24c. 
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CHAPTER VII 
SPLITTING OF CUBES 
The graph coloring gives exact solution using minterms, and can give good 
solutions with arbitrary cubes, but, as we have seen in Example 1, primes should 
be split in order to create GDEG implicants for the exact minimum solution. The 
advantage of using minterms is the warranty of the optimum solution, the disad-
vantage is the size of the graph for functions with a high number of inputs. If the 
number of inputs is N, the number of minterms is of the order of 2N-1 , and the 
graph will be too big to construct. The advantage of using arbitrary disjoint cubes 
is the improved execution speed, but therefore, the minimum GDEG cover is lost. 
The question is, how to generate good (but larger than minterms) initial cubes f. 
Example VII. 1 Function from Figure 25 has. four primes, given by equation f = 
abe+cde+abcd+bcde. The cubes abe, cde, abed, bcde are represented in Figure 25a by 
cubes 1, 2, 3 and 4 respectively. None of them can be factored to GDEC.implicants. 
If prime implicants were used to generate prime GDEC.implicants the solution with 
four prime GD EC.implicants (also prime implicants in this case) would be generated. 
However, as seen in Figure 25b, the same function can be realized with only three 
GDEC.implicants A, Band C. One of those GDEGimplicants (shown in Figure 25b); 
A = ace(b + d) is created by factorizing product implicants abce and acde which 
are both not prime implicants. Two other prime GDEG implicants are created by 
factoring one prime implicant and one product implicant being not a prime. For 
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Figure 25. Example for split 
instance, CDEC implicant C = bee( a+ d) is created from prime implicant 4, bcde 
and product implicant abce included in prime implicant 1, abe. One can observe 
that essential prime implicants 3, abed and 4, bcde are used to create prime CDEC'r 
implicants B = acd(b+ e) and C = bce(a+ d), respectively. The solution with three 
CDEC implicants is: f = ace(b + d) + acd(b + e) + bee( a+ d). 
Example VII.1 suggest that cube-splitting operations have to be performed 
on the input functions before invoking the graph coloring routine, and that essential 
and secondary essential primes play a role in splitting. We present a heuristic 
algorithm which splits the given input cubes and generates a set of split cubes. This 
new set of cubes, when used as nodes in graph GCCC for the exact graph coloring 
algorithm gives the exact solution in all tested functions, but we have no proof of 
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optimality. 
VII. l Initial-Split Cube Operation 
A new cube operation, Initial-Split, is defined, which is needed for the cube 
splitting algorithm. Initial-split operation splits the candidate node P with respect 
to r cubes in the r-dl-set. 
cube P = (p1 , p2 , ••• , pn), and set N = { 1, 2, ... , n} where pi, i E N are the 
literals of P. 
r-dl-set = {Qi, Q2, ... , Qr}, and set R = {1, 2, ... , r} where Q;, j E Rare 
the distance-1 nodes to the candidate node. 
Q; = {q}, qj, ... , qj}, where j ER where qj, i EN, j ER is the ith literal 
of the ith cube in r-dl-set. 
Let us define, for all Q;, j E R in r-dl-set, 
set Lqi = {qi, q~, ... , q~}, where i E N represents the ith literal of all Q;, 
j ER. 
The Initial-split cube operation is defined as follows: For those pi, i E N of 
cube P, which has a don't care X, if the set Lqi has different truth values, then the 
don't care X in pi, i E N of cube P is split into 0 and 1. 
Example VII. 2 The function f is given by the equation f = abed + cd + abed. 
The cubes abed, cd, and abed are represented by cubes 1, 2 and 3 respectively, in 
Figure 26a. Let us split cube 2 = P with respect to cube 1 and 3 using the Initial-
split cube operation. Cube P can be split in two ways with respect to cube 1 and 
in two ways with respect to cube 3. Only one of these ways, Figure 26b, created by 
Initial-split, is good for both cubes 1 and 3 in the sense that the three cubes 1,2,3 
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Figure 26. Example for Initial Split. 
will be replaced with two cubes. 
The initial Split for several possible combinations are shown in Figure 27. 
VII.2 Definitions 
Definition VII. 1: The set r-dl-set is a set of nodes, which are distance-1 from 
the candidate node in the distance-! graph, and are not compatible or conditionally 
compatible to the candidate node in GCCC. 
Definition VII. 2: Initial-split-set of a node is a set of cubes generated by split-
ting a node using the Initial-split cube operation. 
Definition VII. 3: The Consensus Set is formed by the consensus of each of the 
cubes in Initial-split set and r-dl-set. 
The New-list consists of the set of cubes generated while splitting a node. 
The input nodes of the graph GCCC form the original-list, which gets updated 
with the split cubes, when a node is split. The algorithm uses also a (Hamming) 
distance-! graph with edges between nodes corresponding to cubes of distance 1. 
cd cd 
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c::> 01 
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...... 0 10 I IUlo 
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...... 0 
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ab ' - - ab" 00 01 11 10 
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...... 10 
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(e) (f) 
Figure 27. Initial Split for several possible combinations of occurance of 
input cubes. 
VII.3 Algorithm to create Split Cubes 
step 1: 
• If the input cubes are non-disjoint, 
For all the cubes that are non-disjoint, sharp the cube which has 
lower degree of distance-1 edges from the cube that has a higher de-
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Figure 28. Example for Cube Split Algorithm. 
gree of distance-! edges, until there are no more non-disjoint cubes. 
• If the input cubes are disjoint, go to step 2. 
step 2: 
65 
66 
• Select the node which has the highest degree of distance-1 edges in GCIC. 
- If the selected node is a minterm, then choose another node with the next 
highest number of distance-1 edges in the Distance-1 graph. 
- If all the distance-! nodes of the selected node have compatible edges 
and/or conditional edges in GCIC, then discard that selected node and 
choose another node with the next highest number of distance-1 edges in 
the Distance-1 graph. 
• If more than one node, then choose the node with the highest degree of in-
compatible edges in GCIC. 
• If more than one node, then choose the node with the lowest degree of com-
patible edges in GCIC. 
step 3: 
• The candidate node has to be split with respect to the Distance-! nodes con-
nected by distance-! edges in GCIC. Disregard the Distance-1 nodes connected 
to the candidate node by compatible or conditionally compatible edges and 
form the r-dl-set. 
step 4: 
• If the r-dl-set consists of two cubes or less 
- Perform the Initial-split cube operation on the candidate node with re-
spect to the cubes in the r-dl-set and form the Initial-split-set. 
- skip step 5 and go to step 6. 
67 
• If the r-dl-set consists of more than two cubes 
- Perform the Initial-split cube operation on the candidate with respect to 
the cubes in the r-dl-set and form the Initial-split-set. 
- If all the cubes in Initial-split-set are minterms, then go to step 6, other-
wise go to step 5. 
step 5: 
• Find the consensus for each of the cubes in the Initial-split-set and each of the 
cubes in the r-dl-set and form the consensus-set. 
• For each cube in the Initial-split-set 
- Sharp each cube in the consensus-set with the selected cube in the Initial-
split-set and add the resultant cubes to the New-list. 
- Find the intersection of each cube in the consensus-set with the selected 
cube in the Initial-split-set and add the resultant cubes to the New-list. 
• Remove the similar cubes in the New-list and add to the Original-list. 
step 6: 
• continue step 2 until there are no more non-split nodes with distance-! edges 
that are not covered by compatible or conditional edges. 
Example VII. 3 Let us illustrate the cube splitting algorithm with an example. 
The input cubes are given by the function: f = aed +bed+ bed+ acd + acd. Let 
us denote the cubes aed, bed, bed, acd, acd by 1, 2, 3, 4 and 5 respectively. The 
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function f is shown in Figure 28a. The distance-1 graph and the GCCC for function 
fare shown in Figure 28b and 28c. As the input cube set consists of non-disjoint 
cubes, step 1 is first executed. Cubes 1 and 2 are non-disjoint and as cube 2 has a 
higher degree of distance-1 edges (3 distance-1 edges) in the distance-1 graph than 
cube 1 (2 distance-1 edges), cube 1 is sharped from cube 2 giving the result cube 
21: cubel#cube2 = OXOO#XlOO = 1100 = cube21Figure28d shows the input cube 
list with all the cubes being disjoint cubes. The respective distance-1 graph and the 
GCCC graph are shown in Figure 28e and 28f. Nodes 21 and 3 have the highest 
degree of distance-1 edges ( 3 distance-1 edges) in the distance-1 graph shown if 
Figure 28e. As node 21 is a minterm, that node is discarded and node 3 is chosen 
as the candidate node. Now node 3 is connected to nodes 1, 2 and 4 by distance-
1 edges. But as node 2 is connected to node 3 by a compatible edge, node 2 is 
discarded and nodes 1 and 4 form the r-dl-set. Hence the candidate node 3 has to 
be split with respect to nodes 1 and 4 from the r-dl-set. Performing the Initial-split 
cube operation, gives cubes 31 and 32. It can be observed in Figure 28i that nodes 
21, 32, 4 and 5 can be colored with color A, and nodes 1 and 31 with color B, which 
leads to a solution with 2 CDEG-implicants. 
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CHAPTER VIII 
MULTIPLE OUTPUT AND INCOMPLETELY SPECIFIED FUNCTIONS 
This chapter illustrates the conversion of multi-output function to single-
output function and the advantages of using SOCMIN for strongly unspecified func-
tion. 
VIII.1 Multi-output Functions 
The CDEC Minimization based on Graph Coloring as described in Chap-
ter VI is applied to a single-output Boolean function fi, specified by the ON-set 
ON(fi) and the OFF-set OF F(fi)· In order to minimize multi-output functions, 
there are basically two possibilities. The first possibility is to minimize each single 
function concurrently and use certain terms in several functions. The minimiza-
tion is only quasi-optimal. Another possibility is to perform a multi-output to 
single-output transformation, followed by a single-output minimization, and a re-
transformation to the multi-output function. The second approach is applied in the 
CDEC.minimization algorithm. 
When the graph GCIC is constructed for a Boolean function fi, only the 
ON- and OFF-set of fi are used. Therefore, a multi-output to single-output trans-
formation that produces many don't cares can be applied. Miller presented such a 
transformation (attributed to Muller) in [14] that transforms a multi-output func-
tion with m input and n output variables to a single-output function with m+n input 
variables. The method is not applicable for multi-output function that are repre-
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Figure 29. Example of the Muller Transform. 
sented by the ON- and DC-set (minimization using Espresso), because it creates 
m * (2n - n) additional DC-minterms. This disadvantage of the Muller Method is 
not relevant in our CDEC minimization, because the DC-set is not used during the 
algorithm. The set of input variables is given by { i 1 , i 2 , .•• , im} and the multi-output 
function Fis represented by the set F = {f1, h, ... , fn}, where fi is a single-output 
Boolean function. 
An example of the Muller Transform applied on the set F = {/1 , / 2 } (m = 2 
outputs) with n = 3 input variables is shown in Figure 29. The transformation 
results in a single-output function F with m + n = 5 input variables. The rows 
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of the Karnaugh map are the m input variables of F, and the columns are the 
additional input variables of the function F resulting from the n outputs of the set 
of functions F. The columns of the Karnaugh Map that are hot encoded (columns 
01 and 10) represent the single-output functions fi E F (!1 and h), and the other 
columns are filled with DCs. Hot encoded means, that only one literal of the cube 
associated to a column is "1", all the other literals are "O". If the ith literal of a 
hot encoded column is "1", then this column corresponds to the function fi of the 
set F. 
The Graph-Coloring-based CDEG minimization generates the CDEC impli-
cants that are shown in Figure 29. They cover the function F. For the covering of 
the set of functions F only the initial input variables i 1 , .•. , i 3 of the GDEC impli-
cants have to be considered. Now, the function Fis retransformed to a multi-output 
function. The CDEC implicants that cover a hot encoded column have to be used 
for the corresponding function fi· By using implicants we mean realizing function 
fi as an OR of all GDEC implicants that cover the corresponding column. 
In the example of Figure 30 the GDEG implicants are i~i~i-;, i 2 ( i 1i 3 ), and 
i1(i1i 2i 3). The additional variables o1 and o2 are not included as literals in the 
CDEC implicants. The first CDEC implicant has to be used for both functions f 1 
and f2, the second only for fi, and the third only for f2. The result of the CDEC 
minimization is shown in Figure 30. Three GDEC gates are necessary in order to 
realize the functions f 1 and h. 
!1 = i~i-;i-; + i2( i1i3) 
h = i~i~i; + i1(i2i3) 
(9) 
(10) 
cde 
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Figure 30. Realization of the example. 
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Figure 31. CDEC implicants for Incompletely specified function 
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In the example of Figure 30 the CDEC implicants are i~i~i-;, i 2(i1i3 ), and 
i 1(i1i 2i 3). The additional variables 01 and 02 are not included as literals in the 
CDEC implicants. The first CDEC implicant has to be used for both functions f 1 
and f2, the second only for f 1, and the third only for f2. The result of the CDEC 
minimization is shown in Figure 30. Three GDEC gates are necessary in order to 
realize the functions f 1 and h. 
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VIII.2 Incompletely Specified Function 
Strongly Unspecified functions find important applications in Machine Learn-
ing and KDD. The problems used in Machine Learning have a high percent of don't 
cares (almost 99.9 percent) and these have to be an important consideration for 
designing algorithms. The algorithm used in SOCMIN have been designed with the 
Strongly Unspecified functions, defined by ON and OFF sets. Let us illustrate how 
the don't cares affect the solution for CDEC implicants generated by SOCMIN and 
the prime implicants generated by Espresso. 
Let the function shown in Figure 31 be given by the minterms 1, ... , 16 and 
don't cares 17, , ... , 20 respectively. As none of them can be factored, the number 
of implicants generated by Espresso would be 16 implicants given by minterms 
1, ... , 16. But, the SOCMIN algorithm takes into account the don't cares, and gives 
out 8 CDECimplicants, A,B,C,D,E,F,G and H, which is 50 percent reduction in the 
¥1 
number of implicants given by Espresso. Hence, when the number of variables is 
large, the reduction in the number of terms given by SOCMIN would be considerably 
lower than Espresso. 
CHAPTER IX 
RESULTS AND COMPARISON 
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We created a tool, called SOCMIN, and tested it extensively on MCNC and 
Machine Learning benchmarks (which have very many don't cares). The goal of our 
experiments with SOCMIN was to answer the following questions: 
1. How much improvement in implicants or in literals is gained by using the 
CDEC implicants instead of prime implicants. 
2. How good is our heuristic minimization strategy based on cube splitting com-
paring to the exact solutions. 
3. What is the improvement for Machine Learning examples, when data is ran-
domly removed, in terms of implicants, literals and DFC. 
IX.l Single Output MCNC benchmarks. 
SOCMIN was tested on several Single Output MCNC benchmarks, and com-
pared with the results generated from Espresso and the disjoint cube producing 
program Spectra [21]. Figure 32 shows the reults for those Single Output MCNC 
examples for which SOCMIN generates better solution than Espresso. The number 
of terms generated by Espresso, the disjoint cube producing program Spectra and 
the total number of minterms for the examples are shown in columns 5, 7 and 3 
of Figure 32 respectively. Also, the number of CDEC implicants using minterms, 
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MCNC input Minterms Espresso Spectra disjoint . Time 
. - - - , - - - - - - - , - - - - - - - .., - - - - cdnnn 
Examples literals Terms 1 cdec Terms 1 cdec Terms 1 cdec (sec) 
5x01 7 76 I 4 7 I 4 7 I 4 4 0.03 r-------- --- ----L--- ----L--- ----L--- ---- ----
5x5 7 88 : 6 10 : 7 10 : 7 6 0.09 
-------- --------,--------,--------,-------- ----
bwlO 5 28 I 2 3 I 3 3 I 3 2 0.03 
~-------- --- ----r--- ----r--- ----r--- ---- ----
bw18 5 11 I 4 6 I 5 6 I 5 4 0.04 -------- --------+--------+--------+-------- ----
bw20 5 18 I 4 6 I 5 6 I 5 4 0.05 
~-------- --- ----L--- ----L--- ----L--- ---- ----
duke 10 22 - : - 14 : 10 16 : 9 9 0.51 
-------- --------,--------,--------,-------- ----
f501 8 244 I 13 23 I 14 23 I 14 13 0.45 
~-------- --- ----r--- ----r--- ----r--- ---- ----
f52 8 216 I 12 18 I 12 18 I 12 12 0.26 -------- --------+--------+--------+-------- ----
f53 8 192 I 8 14 I 9 14 I 9 8 0.16 r-------- --- ----L--- ----L--- ----L--- ---- ----
f54 8 176 : 6 10 : 7 10 : 7 6 0.09 
-------- --------,--------,--------,-------- ----
misex20 10 8 1 7 7 1 7 7 1 7 7 0.11 
~-------- --- ----r--- ----r--- ----r--- ---- ----
misex21 6 52 1 5 11 1 6 11 1 6 5 0.10 -------- --------+--------+--------+-------- ----
misex22 6 20 1 4 6 1 5 7 1 5 4 0.05 
~-------- --- ----L--- ----L--- ----L--- ---- ----
misex23 6 22 : 4 6 : 5 8 : 5 4 0.06 
-------- --------,--------,--------,-------- ----
misex48 6 52 1 5 11 1 7 12 1 7 5 0.09 
~-------- --- ----r--- ----r--- ----r--- ---- ----
misex54 6 52 1 5 11 1 6 12 1 6 5 0.11 -------- --------t--------t--------t-------- ----
misex55 6 20 1 4 6 1 5 7 1 5 4 0.05 
~-------- --- ----~--- ----~--- ----~--- ---- ----
misex56 6 22 1 4 6 1 5 8 1 5 4 0.06 -------- --------~--------i ________ i ________ ----
rd533 5 20 : 7 10 : 10 8 : 10 7 0.09 
~-------- --- -------- -------- -------- ---- ----1 I I 
rd731 7 84 I 22 42 I 25 lQ I 25 22 2.4 -------- --------T--------T--------T-------- ----
rd733 7 280 I 13 35 I 25 42 I 13 13 1.2 
~-------- --- ----~--- ----~--- ----~--- ---- ----
sao23 10 1664 1 9 22 1 9 31 1 10 9 0.76 
~-------- ________ i ________ i ________ i ________ ----
sao24 10 672 : 9 21 : 12 33 : 9 9 0.85 
r --------~--------,--------,--------,-------------z42 7 128 I 15 28 I 16 28 I 16 15 0.78 
Figure 32. Single output MCNC benchmarks with lower terms than Espresso. 
input cubes generated by Espresso and the disjoint cube producing program Spectra 
are shown in columns 4, 6 and 8 respectively. Finally, the number of CDEC im-
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Number of CDEC implicants Number of CDEC implicants 
MCNC spectra esop to Cube 
Example minterm espresso disjoint sop split alg 
MCNC esop to Cube 
Example min term espresso Spectra split alg disjoint sop 
5x01 4 4 4 13 4 bwOl 4 4 4 5 4 ------- - - - - - - - - - - - - - - - - - ------ - - - - - - - - - - - - -
5xIO 2 2 2 4 2 bwlO 2 3 2 5 2 ------- - - - - - - - - ------ - - - - - - - - - - - - -
5x2 6 6 6 15 6 bwll 2 2 3 2 2 ,_ ______ - - - ---- - - - - - - .... - - ------ - - - - - - - - - - - -
5x3 12 12 12 14 12 bwl2 3 3 3 3 3 
i.- - - - - - - - - - - - - - - - - - - - ~ - - . ------ - - - - - - - - - - - -
5x4 9 9 9 IO 9 bwl3 3 3 3 3 3 ,_ ______ - - - I- - - - - - - - - - .... - - - ------ - - - - - -
5x5 6 7 7 IO 6 bwl4 4 4 4 4 4 
~------ -- - - -- - - ------ - - - - - - - - - - - - -
5x6 4 4 4 4 4 bwl5 2 2 2 2 2 ------- - - - ~ - - - - - - - - - -- - ------ - - - - - - - - - - - -
5x7 2 2 2 3 2 bwl6 3 3 3 3 3 ------ - - - - - - - - - - - -
(a) 
bwl7 3 3 3 3 3 ------ - - - - - - - - - - - -
bwl8 4 5 5 4 4 ------ - - - - - - - - - - - -
bwl9 3 4 3 3 3 ------ - - - - - -
bw2 2 2 2 3 2 ------ - - - - - - - - - - - -
Number of CDEC implicants bw20 4 5 5 4 4 ------ - - - - - - - - - - - - ' MCNC Spectra esop to Cube 
Example min term espresso disjoint sop split alg 
bw21 4 4 4 4 4 ------ - - - - - - - - - - - - -
bw23 5 5 5 5 5 ------ - - - - - - - - - - - -
f21 2 2 2 2 2 bw24 5 5 5 5 5 ,_ ______ - - - i... - - - - - - - - - ..... - - .. ------ - - - - - - - - - - - -
t22 2 2 2 2 2 bw25 2 2 2 2 2 ,_ ______ - - - ..... - - - - - - - - - .... - - . ------ - - - - - - - - - - - - -
t23 2 2 2 2 2 bw26 4 4 4 4 4 ,_ ______ - - - ... - - - - - - - - - .... - - ------ - - - - - - - - - - - - -
t24 2 2 2 2 2 bw27 3 3 3 3 3 ------- -- - - - - - -- - - ------ - - - - - - - - - - - -
f501 13 14 14 15 13 bw3 3 3 3 3 3 ------- - - - I- - - - - - - - - - -- - .. ------ - - - - - - - - - - - -
f52 12 12 12 14 12 bw4 4 4 4 4 4 1------- - - - -- - - - - - - - - ~ - - . ------ - - - - - - - - - - - -
f53 8 9 9 II 8 bw5 3 3 3 3 3 ------- -- - - - - - -- - - ------ - - - - - -
f54 6 7 7 IO 6 bw6 2 3 3 2 2 
~------ - - - ---- - - - - - - - - - - ------ - - - - - -
f55 4 4 4 4 4 bw7 4 4 4 4 4 
,,_ - - - - - - - - - - - - - - - - - - - - - - - ------ - - - - - - - - - - - -
f56 2 2 2 3 2 bw8 2 2 2 2 2 
~------ - - - -- - - - - - - - - - - - ... ------ - - - - - - - - - - - - -
f57 2 2 2 2 2 bw9 3 3 3 3 3 
(b) (c) 
Figure 33. Single output MCNC benchmarks for 5x, f, bw. 
plicants generated by SOCMIN, using the Cube Splitting algorithm, starting with 
input cubes generated from Espresso is shown in column 9. 
As we can see, in all cases, the results of SOCMIN using the Cube Splitting 
algorithm, have the same number of GDEG implicants as in the exact minimum 
Number of CDEC implicants 
MCNC 
Example mintermlespressol s~~ I esop to I Cube d1sjomt sop split alg 
1- -~s_:x~- _I_ 3 _ L _2_ _ ~ -'- 3 _ L _2 _ 
:=~~:~U=U=~=-
_ ~ -'- 3 _ L _2 __ 
_ ~ -'- 2 _ L _7 __ 
1... _ ~s_:x~3- _I_ ] _ L _7 _ _ ~ -'- 2 _ L _7 __ 
~ -~s.:x~- _j_ ~ _ L _4 __ - ~ -'- ~ - L _4_ -
I-_ ~~x~5- -'- ~1 _ L 22_ 
i.. _ ~s_:x~- _I_ ~ _ L } _ = ~ =I= ~ =t ~= : 
1- _ ~s_:x~7- _I_ ! _ L _2 __ - ~ -'- ~ - L _2 - -
1- _ ~s_:x~8- _I_ 3 _ L _2 __ - ~ -'- ~ - L _2 -
L.. _ ~~x~9- -'- ! _ L _2 __ - ~ -'- ~ - L _2_ 
1... _ ~s_:x20_ -1- ~ -[-4- _ 
misex71 3 3 
1---------- ---
- ~ -'- ~ - L _4_ -
- ~ -'- ~ - L _3_ 
misex72 I 2 t 2 L..--------- ---
misex73 2 2 L..--------- ---
1- _ ~s_:x]4 _ _I_ 3 _ L _2 _ ttt=~= 
misex75 4 4 4 4 4 
(a) 
Number of CDEC implicants 
MCNC Spectra esop to Cube 
Example minterm espresso disjoint sop split alg 
sao21 - 8 8 8 8 ------- - - - - - - - - - - - - - - - - -
sao22 - 20 20 20 20 ------- - - - - - - - - - - - - - - - - -
sao23 - 9 9 10 9 ------- - - - - - - - - - - - - - ---
sao24 - 12 11 12 11 
(b) 
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Number of CDEC implicants 
MCNC 
Example mintermlespressol S~~ I esop to I Cube d1sJomt sop split alg 
7 2 ~ 2 ------ --6 5 5 ------ --
5 6 4 ------ --
-~--~- _4 __ 
L.. _ ~s_:x30 _ _j_] _ L _7 _ 
L.. _ ~s_:x31 _ _I_~_ L _6 __ 
L.. _ ~s_:x32_ -1- ~ _ t _5 __ 
misex23 4 5 L.. _________ ---
=t =I=~= t ~= 
~ _ ~~x34 __ I_ ! _ L _2 __ 
~ _ ~s_:x!5 __ j _ ~ _ L _5 __ 
t=1t:= 
1... _ ~s_:x36 __ j_ ~ _ L _4 __ 
L _ ~s_:x31 __ j_ ~ _ L _4 __ 
L.. _ ~s_:x~l- _,_ ~ _ L _4 __ 
tttt 1... _ ~s_:x~2- _I_ 3 _ L _2 __ L.. _ ~s_:x~3- _j_ ! _ L _2 __ L.. _ '!is_:x~- _j_ 3 _ L _2 __ 
L.. _ ~s_:x~5- _j_ ~ _ L _3 __ -~-'-~-L}_ 
L.. _ '!is_:x~- _I_ ~ _ L _3 __ - ~ -'- ~ - L} _ -
L.. _ '!is_:x~7- _I_~_ L _4_ - ~ -'- ~ - L _4_ -
1... _ ~s_:x~8- __ ~ _ t _7 _ i _ ~ __ ~ _ t_5 __ 
misex49 4 5 5 6 4 L..--------- -- ------ --· 
misex50 4 5 5 6 4 
~--------- -- ------ --· 
1... _ ~s_:x~l- _I_ 3 _ L _2 _ j _~_I_~_ L _2 __ 
1... _ ~s_:x~2- _I_ ~ _ L _5 _ J _ ~ _I_ ~ _ L _5 __ 
1... _ '!is_:x~3- _I_ ~ _ L _ 4_ J _-!_ _I_ ~ _ L _ 4__ 
L _ ~s_:x~4_ _I_~_ L _6_ J _ ~ _j_ ~ _ L _5 _. 
1... _ ~s_:x~5- __ ~ _ t _5 -1-~ __ ~ _ t_ 4 _ . 
misex56 4 5 5 7 4 L--------- -- ------ --· 
misex57 5 5 5 5 5 L--------- -- ------ --· 
L _ '!is_:x~8- _I_~_ L _4_ j _-:_I_~_ L _4 __ 
misex59 4 4 4 4 4 
(c) 
Figure 34. Single output MCNC benchmarks for misex, sao. 
generated with minterms. Also, the number of CDEC implicants generated by 
SOCMIN is always better or equal to the number of prime implicants generated by 
Espresso and the program is substantially fast. 
The number of CDEC implicants generated using various types of input cubes 
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Number of CDEC implicants Number of CDEC implicants 
MCNC Spectra esop to Cube 
Example inte espress disjoint sop split al 
MCNC Spectra esop to Cube 
Example llllintenn ~spressc disjoint sop split alg 
duke02 - 7 7 12 7 cm152a - 8 8 12 8 ------ - - - - - - - - - - - - to-------· - - - - - - - - - I- - - I- - -
dukelO - 10 9 18 9 cool 1 4 4 4 4 4 ------ - - - - - - - - - t------- - - - - - - - - - I- - - I- - -
dukell - 5 5 6 5 conl2 4 4 4 6 4 ------ - - - - - - - - -
dukel3 - 13 13 16 13 ------ - - - -
duke15 - 7 7 10 7 ------ - - - - - - - - - (c) 
dukel7 - l3 13 22 13 ------ - - - - - - - - -
duke18 - 5 5 7 5 ------ - - - - - - - - Number of CDEC implicants 
duke21 - 7 7 12 7 ------ - - - - - - - --- - - -
duke22 - 4 4 4 4 ------ - - - - - - - - - - - -
MCNC Spectra esopto Cube 
Example minterm iespresso disjoint split alg sop 
duke23 - 4 4 4 4 ------ - - - - - - - - - - - -
duke25 - 5 5 5 5 ------ - - - - - - - - - - - -
... -~j~~y~sJ 3 3 3 8 3 - - - I- - - I- - - • 
majority .pl; 3 3 3 8 3 
duke26 - 2 2 2 2 ------ - - - - - - -
duke27 - l l 2 (d) ------ - - - - - - -
duke28 - 9 10 11 9 ------ - - - - - - - - - - - -
duke29 - 10 10 12 10 ------ - - - - - -
duke3 - IO IO 14 IO ------ - - - - - - - - -
duke4 - 5 5 6 5 ------ - - - - - - - - -
duke6 - 7 7 7 7 
Number of CDEC implicants 
MCNC Spectra esopto 
Example mintenn iespresso Cube disjoint sop split alg 
------ - - - - - - - - -
duke7 - 13 13 22 13 
__ v~2_3 ___ - 8 8 12 8 - - - - - - .... - ------- - - - - - - - - - - - -
duke8 - 5 5 5 5 
__ v~2~ ___ - 8 8 12 8 - - - - - - I- - -
__ v~2_? __ • - 32 32 36 32 - - - -- - .... - -
(a) vg27 - 24 26 30 24 
~------ - - - - - - - - - - - - .... - -
vg28 - 4 4 6 4 
(e) 
Number of CDEC implicants 
MCNC Spectra esop to Cube 
Example mintenn espresso disjoint sop splitalg 
rd531 3 3 3 3 3 
Number of CDEC implicants 
MCNC Spectra esop to Cube 
Example mintenn iespresso disjoint sop split alg 
------- - - - - - - - - - - - - ---
rd532 16 16 16 16 16 z41 8 8 8 9 8 ------- - - - - - - - - - - - - --- ..------- - - - - - - - - - ... - - ... - -
rd533 7 IO 10 9 7 z42 16 16 16 17 15 ------- - - - - - - - - - - - - --- 1-------- --- - - - - - - I- - - -- -
rd731 22 25 25 22 22 z43 8 8 8 8 8 ------- - - - - - - - - - I- - - I- - - ------- - - - - - - - - - I- - - ... - -
rd733 13 15 13 14 13 z44 4 4 4 4 4 
(b) (0 
Figure 35. Single output MCNC benchmarks for con, duke, majority, rd, vg. 
and input cubes generated by the Cube Splitting algorithm for the Single Output 
examples are also tested. The different kinds of input cubes used are minterms, 
MCNC Variables Min terms 
Examples I I I input 1 output Terms 1 cdec 
Espresso 
-,.-
Terms 1 cdec 
Spectra disjoint 
1 I cdmin 
Terms 1 cdec 
5xp l 7 I lQ - I - 65 I 37 73 I 36 36 r-------- ___ J _______ J _______ J _______ J ____ ----
bl2 15 : 9 - : - 43 : 27 52 : 27 27 
~-------- -------- -------- -------- -------- ----
' I I I con l 7 I 2 161 I 7 9 I 8 10 I 8 7 
~-------- ---,---- ---,---- ---,---- ---,---- ----
cu 14 I 11 - I - 19 I 19 19 I 19 19 --------- ---~---- ---~---- ---~---- ---~---- ----
f5lm 8 I 8 - I - 76 I 20 76 I 20 20 r-------- ___ J _______ J _______ J _______ J ____ ----
·1 25 I 16 - I - 28 I 20 30 I 20 20 1 I I I I --------- -------- -------- -------- -------- ----1 I I I 
inc 7 I 9 305 I 29 30 I 29 34 I 34 29 
~-------- ---,---- ---,---- ---,---- ---,---- ----
misex 1 8 1 7 54 7 1 12 12 1 12 14 1 12 12 --------- ___ , _______ , _______ , _______ , ____ ----
misex2 25 1 18 - ' - 28 ' 27 28 1 27 27 --------- ___ J _______ J _______ J _______ J ____ ----
rd53 5 : 3 42 : 26 31 : 29 31 : 27 26 
~-------- -------- -------- -------- -------- ----
rd73 7 : 3 185 : 20 127 : 22 127 : 20 20 
~-------- ---,---- ---,---- ---,---- ---,---- ----
rd84 8 I 4 665 I 30 255 I 30 255 I 30 30 
~-------- ___ , _______ , _______ , _______ , ____ ----
sao2 10 I 4 754 I 13 58 I 13 93 I 13 13 --------- ___ J _______ J _______ J _______ J ____ ----
squar5 5 : 8 85 : 22 25 : 25 26 : 23 22 --------- -------- -------- -------- -------- ----
' I I I temp 5 I 3 3 3 I 7 13 I 7 16 I 7 7 
~-------- ---,---- ---,---- ---,---- ---,---- ----
vg2 25 I 8 - I - 110 I 38 219 I 36 36 
Figure 36. Multi output MCNC benchmarks. 
79 
prime implicants generated by Espresso, disjoint cubes generated by Spectra and 
the SOP cubes generated from ESOP cubes (from Exorcism) using the Spectra 
ESOP to SOP algorithm. The goal of this testing is to determine which type of 
input cubes gives more optimal solution when used by the graph coloring algorithm 
in SOCMIN. The results of this testing are shown in the Tables in Figures 33, 34, 35. 
The columns minterm, espresso, Spectra disjoint, esop to sop, and Cube Split alg in 
the Tables in Figures 33, 34, 35 give the number of CDEC implicants generated when 
the cubes generated by the respective programs are used as input cubes to the graph 
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coloring algorithm in SOCMIN. As we can see, in all cases, the CDEC implicants 
generated using the input cubes given out by the Cube Splitting algorithm is always 
the lowest and this equals the the number of CDEC implicants generated using the 
minterms as the input cubes. This proves that the Cube Splitting algorithm, in 
conjunction with the graph coloring algorithm, always gives the same number of 
CDEC implicants as in the exact minimum generated with minterms. 
IX.2 Multiple Output MCNC benchmarks. 
SOCMIN was tested for the Multiple Output MCNC benchmarks and com-
pared with results from Espresso and the input cubes generated from Spectra dis-
joint program. The results of the Multiple Output MCNC examples is shown in 
Figure 36. Figure 36 displays from left to right the columns showing the number 
of input and output variables, the number of minterms and the number of CDEC 
implicants generated using minterms as input cubes, the number of prime implicants 
given by Espresso and the number of CDECimplicants generated using these prime 
implicants as input cubes, the number of disjoint cubes given by Spectra disjoint 
program and the number of CDEC implicants generated using these disjoint cubes 
as input cubes and finally the number of CDEC implicants generated by SOCMIN 
with Cubes Splitting done on prime implicants given by Espresso and using the 
graph coloring routine. 
In all cases, the number of GDEC implicants is less than or equal to the 
number of prime implicants generated by Espresso and the disjoint cubes produced 
by Spectra disjoint program. Some functions, rd19, rd84, vg2, demonstrate that 
GDEG cover is substantially smaller than the SOP cover - in case of rd84 there are 
only 30 GDEG implicants in the cover found by SOCMIN versus 255 primes in the 
p 
Q 
CDEC gate 
p 
f 
(a) 
(b) 
Figure 37. CDEC gate and its NAND representation. 
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l>o--f 
cover from Espresso. Also, the number of CDEC implicants generated by SOCMIN 
with Cube Split always equals the CDEC implicants generated using minterms as 
input. 
IX.3 Delay of CDEC 
Sum of CDEC gates or the CDEC/OR structure can be represented in CMOS 
using NAND gates. The structure of CDEC gate is the AND of AND and NAND 
gate ( CDEC = P · Q, where P and Qare product terms). The AND gate which 
forms the product P, can be represented with a NAND gate feeding an inverter. 
The product term Q is the output of another NAND gate in the first level. These 
two product terms P and Q are then fed to another NAND gate which then feeds 
an inverter to get the CDEC implicant, CDEC = P · Q. Thus, we could represent 
the CDEC gate with NAND gate and inverters, as shown in Figure 37b. 
The sum of CDEC gate could be formed by feeding the output of all CDEC 
gates to another OR gate. By replacing the inverter and the OR gate in the last two 
levels with a N AND gate, we get a sum of CDEC gate structure with only N AND 
gates and inverters, as shown in Figure 38. 
The classical AND/OR structure, as shown in Figure 39a, can be represented 
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fl 
f2 
F 
fn 
Figure 38. Sum of CD EC in N AND representation. 
by implementing the AND gate as a NAND gate feeding an inverter and the OR 
gate as a NOR gate feeding an inverter, as shown in Figure 39b. Also, the AND/OR 
can be realized by an array of N AND gates feeding another N AND gate, as shown 
in Figure 39c. 
Let us discuss the delay and compare the delay caused due to the imple-
mentation of the boolean function in AND/OR structure using SOP form and the 
CDEC/OR structure using SOC form. 
(b) 
~l~ 
:1 
--tO 
(a) 
(c) 
Figure 39. AND OR structure and its NAND and NOR representation. 
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Consider the boolean function given by F = ab(c+d+e) + uvw(x+y+z). 
There are two CDEC implicants and can be realized by a sum of two CDECs, as 
shown in Figure 40a. The same function, when represented by SOP form, with 6 
terms, can be implemented with AND/OR structure, using NAND and NOR gates, 
as shown in Figure 40b, or with only NAND gates, as shown in Figure 40c. 
We observe that the function F, when implemented by sum of CDEC struc-
a 
b= 
c-
a 
b= 
d-
a 
b= 
e-
u v_ 
w= 
x-
u v= 
w= 
y 
u v= w-
z 
a_ 
b - '----"""' 
c 
d= e-__ _ 
u_ v=, ~ 
w 
x_ 
y= 
Z I ~ 
(b) 
(a) 
~ 
a 
b= c-.__ __ 
u 
v_ 
w= 
x-
---~ 
u 
v=D w= 
y 
~D w_ 
z 
(c) 
Figure 40. Example function in AND OR and CDEC OR structure. 
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ture has gates with lower fan-in and fan-out, compared to the AND /OR implemen-
85 
tation using SOP. On an average, gates with high fan-out have larger transistors, 
which increases the capacitive load causing more delay in the circuit. Gates with 
high fan-in leads to more transistors in series, causing more delay. When two identi-
cal transistors are connected in series, the rise or fall time will approximately double 
that for a single transistor with the same capacitive load. When the fan-in of the 
gates increase, it might become necessary to increase the number of levels, which 
have a drastic impact leading to higher delay. As it is advisable to use minimum 
sized gates on high fan-out nodes to minimize the load presented to the driving 
gate, and use gates with fan-out below 5-10, in addition to keeping rising and falling 
edges sharp, we see that the AND/OR structure has more disadvantages causing 
more delay, compared to sum of CDEC structure. 
In PLA/PAL structures, the circuit is more wired with more connection caus-
ing an increase in delay. Also, the delay depends on the output parasitic capacitance 
of the circuit, which include wire capacitance and transistor parasitic capacitance. 
As the PLA/PAL are more wired with larger circuit area, this leads to higher delay. 
IX.4 Machine Learning examples 
SOCMIN was tested for Machine Learning examples which have a high per-
centage of don't cares. As the algorithms used in SOCMIN have been designed 
for Strongly Unspecified functions, defined by ON and OFF sets, we achieved good 
results when comparing to Espresso and Exorcism. For the Machine Learning exam-
ples, the number of terms, literals and DFC for Espresso, Exorcism and SOCMIN 
was tested and compared and the results are shown in Figures 43 and 44. Let us 
illustrate how to calculate the DFC for a CDEC implicant in the following subsec-
tion IX.4.1. 
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a 
a b 
b-----t 
i--f f 
c 
d----t c 
d 
(a) (b) 
Figure 41. Decomposition to calculate DFC. 
a 
b 
t 
c 
d 
--F 
F d F 
e 
(a) 
(b) 
Figure 42. DFC for a CDEC gate 
IX.4.1 DFC for SOC 
DFC is calculated by adding the cardinalities of each of the subfunctions in the 
decomposition. For arbitrary non-decomposable block in Curtis Decomposition the 
DFC of the block is calculated as 2k where k is the number of inputs to the block. In 
"gate-based" minimizers such as Espresso and EXORCISM it is then fair to assume 
that a DFC of a decomposable gate (such as AND, OR or EXOR) is equal to the 
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TERMS LITERALS DFC TIME 
ON I DC 
EspressoExorcismlSocmin EspressoExorcism Socmin EspressoExorcisml Socminl (sec) 
FUNCTION 
addO 120 0 t 15 I 15 I 8 ----- __ ..J ___ L __ _ 
I I 
: ~ ~ ~ ~~~ ~ j i~~ ~ ~ ~ :2~ t ~ t~~ -
64 I 68 I 42 252 I 268 I 164 0.23 
- - _1_ - - .L - - - - - - L - - .J - - - - - • 
I I I I 
68 I lQ I 44 268 I 36 I 180 0.22 
- - -,- - - T - - - - - 1- - I - - - - - . 
4 I 2 I 4 12 I 4 I 12 0.50 
- - -1- - - T - - - - - r - - I - - - - - . 
chl5f0 88 0 12 I 9 I IO 60 I 37 I 54 236 I 156 I 244 0.14 
~---------~--~---~--~---~--- - - - I- - - + - - - - - t- - - -I - - - - - . 
ch 17 6ffi 64 0 2 1 2 1 2 1---------- ------ __ ..J ___ L __ _ 6 I 4 I 6 20 I 12 I 20 1.04 - - _1_ - - .L - - - - - L - - .J - - - - -
chl77ID 128 0 2 : 2 : 2 
~--------- ------ ----------1 I 
ch22ffi 48 0 6 1 6 I 4 
I I I I 
4 I 2 I 4 12 I 4 I 12 0.50 
- - -,- - - T - - - - - I - - I - - - - - . 
30 I 30 I 24 ll6 I ll6 I 92 1.44 
~--------- ------ ---,---r--· - - -1- - - T - - - - - r - - I - - - - - . 
ch30f0 64 0 7 I 7 I 5 32 I 32 I 40 124 I 124 I 156 5.98 
~--------- ------ --~---~--- - - _,_ - - + - - - - - I- - - .., - - - - - . 
ch47f0 52 0 9 I 7 I 7 48 I 34 I 40 188 I 132 I 176 1.66 
- - - - - - - - ..J - - - L - - - - -'- - - .L - - - - - L - - .J - - - - - . 
50 0 18 : 15 : 15 I08 : 93 : 96 428 : 392 : 428 l.54 
- - - - - - - - , - - - ,- - - - - -,- - - j" - - - - - , - - , - - - - - • 
ch52f4 1----------
ch70f3 24 0 5 I 5 I 4 28 I 28 I 24 I08 I 108 I 104 1.73 
~ - - - - - - - - -, - - - r - - - - -,- - - T - - - - - - r - - -, - - - - -
ch74fl 39 0 IO I 10 I 8 58 I 58 I 55 228 I 248 I 224 1.88 
I- - - - - - - - - - + - - -· - - - .. - - ~ - - - ~ - - . - - _,_ - - + - - - - - - I- - - -I - - - - - . 
ch83f2 38 0 17 I 13 I 11 1---------- ------ __ ..J ___ L __ _ ll5 I 77 I 82 456 I 304 I 344 1.65 - - -1- - - .L - - - - - L - - .J - - - - - . 
I I 
ch8ffi 224 0 7 1 7 1 6 
I I I I 
16 I 28 I 15 60 I 124 I 60 0.06 
~--------- ------ ---------· I I 
contains_ 4_ones 70 0 70 1 40 1 70 
- - -1- - - T - - - - -1- - 1- - - - -
560 I 224 I 560 2236 I 968 I 2236 14.7 i---------- ------ ---,---r--· - - -1- - - T - - - - - r - - I - - - - -
greater_than 120 0 15 1 15 1 8 1---------- ------ --~---~--· 64 I 72 I 42 252 I 284 I 168 0.38 - - -1- - - + - - - - - I- - - -I - - - - -
interval I 58 I 0 16 I 16 I 13 __ ..J ___ L--. 1----------
96 I 98 I 90 380 I 388 I 380 3.49 
- - -1- - - .L - - - - - - L - - .J - - - - - . 
~7:_8--~- ~~~-~-~~~-
' I 160 0 2 I 2 I 2 
interval2 1----------
kddl 
I I I I 
~ ~o_,_ ~8- .L _9~ __ 4~6- L ~o~ J ]~O- 4.:02 
I I I I 
3 I 4 I 3 8 I 12 I 16 0.03 
~------ ---,---r--· - - -,- - - T - - - - - r - - I - - - - -
kddlO 120 0 8 I 4 I 4 28 I IO I 18 I08 I 40 I 68 0.09 1---------- ------ --~---~-- - - _,_ - - + - - - - - I- - - -I - - - - -
~ 0 2 I 2 I l __ ..J ___ L __ kdd2 8 I 8 I 5 28 I 28 I 16 0.01 
- - -1- - - .L - - - - - L - - .J - - -
kdd3 80 0 2 I 2 I 2 ------ __ J ___ , __ _ 
I I I I 2 
_ ~ _, _ ~ _ .L _ 5_ _ ~6 _ L ~~ -' _ 2! _ o.:o _ 
I I 
128 0 l I l I I kdd4 
I I I I 
1 I 1 I 1 0 I 0 I 4 0.06 
------ ---,---r-- - - -,- - - T - - - - - - r - - I - - - - -
kdd5 106 0 4 I 6 I 4 13 I 27 I 13 48 I 108 I 13 O.ll ------ --~---~--- - - -1- - - + - - - - - - I- - - -I - - - - -
240 0 4 I 2 I I 
--- __ ..J ___ L---kdd6 4 I 4 I 4 12 I 12 I 12 0.76 - - -1- - - .1.. - - - - - - L - - .J - - - - - • 
1751 0 4 : 15 : 4 
~------ --,---,---
64 0 2 I 2 I 2 
kdd7 
kdd8 
I I I I 85 8 I 64 I 8 28 I 268 I 28 0. 
- - -,- - - T - - - - - - I - - I - - - - - -
6 I 4 I 6 20 I 12 I 28 0.14 
Figure 43. Machine Learning examples 
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TERMS LITERALS DFC 
FUNCTION 
0 8 I 4 I 4 36 I 12 I 24 140 I 44 I 100 I 0.76 ---1---L-- __ .J ___ 1 _____ J. __ J __ _ kdd9 64 
1----------~--~---
56 : 34 : 20 280 : 189 : 151 1116: 732 : 612 I 10.3 
- - -1 - - - 1- - - - - I - - - , - - - - - T - - -1 - - -
majority _gate I 93 L 0 1------------- ---
modulus 2 I 43 L 15 1- _____ : ______ --- 10 I 9 I 6 45 I 52 I 37 160 I 140 I 152 1.5 
- - -1- - - r - - - - , - - -1- - - - - T - - , - - - - - -
mux8 128 0 4 I 4 I 4 12 I 12 I 12 44 I 44 I 60 0.57 
L - - - - - - - - - 1- - - L. - - • - - -1- - -1- - - - - .... - - -1- - - - - + - - -t - - - - - -
16 I 16 I 16 128 I 72 I 128 508 I 268 I 508 0.30 
- - _I - - - L - - - - .J - - _1 _ - - - - J. - - .J - - -
pal I 16 L o 1------------- -- I I I I I I 
29 I 22 I 23 151 I 92 I 136 600 I 412 I 600 2.95 
- - -, - - - 1- - - - - I - - -1- - - - - T - - I - - - - - -
pal_dbl_output I 160 L 0 1------------- --
pal output I 118 L 0 L----=-------- --- 46 I 37 I 40 291 I 206 I 262 1156 I 820 I 1168 12.7 - - -1- - - r - - - - , - - -1- - - - - T - - , - - - - - -
128 I 8 I 128 1024 I 8 I 1024 4092 I 36 I 4092 22.8 
- - -I - - - I- - - - - .... - - -1- - - - - + - - -t - - - - - -L ___ P_!~Y- ___ I_ l!~ L _o_ 
23 I 19 I 16 137 I 108 I 118 528 I 416 I 492 2.97 
- - -1 - - - L - - - - .J - - _1 _ - - - - J. - - .J - - -
remainder2 
~---------~--'---· 
88 15 
I I I I I I 
_~_I_ ~_I __ 1 _ _ 8_ J _~_I_ ~ _ ~8- .!. _2~ J _ ~ __ l}~ 
I I I I I I 
md ml I I L 0 
~----~------- --· 
9 I 9 I 9 71 I 62 I 71 280 I 268 I 280 2.15 
- - -1 - - - r - - - - , - - -1- - - - - T - - , - - - - - -
md mlO I 10 L 0 L- - - - _-- - - - - - - - - -
20 I 18 I 19 154 I 122 I 148 612 I 448 I 612 5.8 
- - -1- - -1- - - - - .... - - -1- - - - - + - - -t - - - - - -
md m25 I 25 L 0 
~ - - - _-- - - - - - - - - - -
5 I 5 I 5 40 I 38 I 40 156 I 148 I 156 1.9 
- - _1 _ - - L - - - - .J - - -1- - - - - J. - - .J - - -
mdm5 15LO 
L-----~------- ---
I I I I I I 
34 I 27 I 28 250 I 169 I 214 996 I 680 I 940 6.58 ___ l ___ I ___ --,---1--- --,---,------md m50 I 50 L 0 ~ - - - _-- - - - - - - - - - -
mdl 122 0 50 I 39 I 39 324 I 212 I 302 1320 I 812 I 1232 11.5 L- - - - - - - - - -·- - - '- - - - - - -,- - - r - - - - , - - -1- - - - - T - - , - - - - - -
md2 124 0 47 I 34 I 39 292 I 179 I 269 1164 I 684 I 1184 9.42 
1----------~--~--- - - -1- - -1- - - - - .... - - -1- - - - - + - - -t - - - - - -
49 I 39 I 32 306 I 213 I 240 1240 I 812 I 972 7.39 
- - _1 _ - - L - - - - .J - - _1_ - - - - J. - - .J - - -
md3 134 
1----------~--~---
0 
I I I I I I 
6 I 14 I 6 18 I 69 I 18 68 I 272 I 68 1.24 
- - -, - - - 1- - - - - I - - -1- - - - - T - - I - - - - - -
5 I 6 I 5 20 I 28 I 20 76 I 108 I 76 0.95 
substrl 142 L- - - - - - - - - -·- - - ~ - - -
substr2 79 
0 
0 
~ - - - - - - - - -·- - - ~ - - . - - -1 - - - r - - - - , - - -1- - - - - T - - , - - - - - -
subs traction 1 104 0 34 I 20 I 22 200 I 98 I 145 796 I 404 I 616 4.87 
L - - - - - - - - - 1- - - ~ - - • - - -1- - -1- - - - - .... - - -1- - - - - + - - -t - - - - - -
substraction2 128 0 2 I 2 I 2 4 I 2 I 4 12 I 4 I 12 0.48 1 I I I I I 
Figure 44. Machine Learning examples 
total DFC of a circuit equivalent to this gate, that is constructed from two-input 
gates. The DFC of a four input AND gate, OR gate, or EXOR gate is then 22 + 22 
+ 22 = 12, since such gates can be decomposed to balanced trees of three two-input 
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gates. The decomposition is shown if Figure 46. The block could be any of AND, 
OR or EXOR gates. Figure 46a shows the function on four variables with cardinality 
24 = 16. In Figure 46b, we show the same function after it is decomposed with DFC 
= 22 + 22 + 22 = 12. 
The DFC of a CDEC gate is calculated in a similar way. As each implicant 
in a SOC is composed of an AND function and a NAND function, the DFC is 
calculated separately for AND and NAND functions and a 2 input AND gate which 
has the AND and N AND function as inputs. Let us illustrate the DFC of SOC with 
an example. 
Example IX. 1 The function F = abc( d + e + J), shown in Figure 42a, of 6 
variables with cardinality 26 = 64, has DFC of AND with 4 inputs and NAND with 
3 inputs. The AND with 4 inputs is split to a two-level balanced tree with 2 levels 
and 3 2-input gates, so its DFC cost is 4 + 4 + 4 = 12. The NAND (OR) gate has 
3 inputs so is split to two 2-input gates. So its DFC is 4 + 4 = 8. So total DFC is 
12 + 8 = 20. The decomposed function is shown in Figure 42b. 
Please note that the repeated variables are not calculated. For instance in 
the function, ab( a + c), the ii of the N AND function is not considered for calculating 
DFC and hence should be removed. 
IX.4.2 Results for Machine Learning examples 
The CDEC implicants for Machine Learning examples is generated using SOCMIN, 
and compared with results generated from Espresso and Exorcism. Comparison is 
done for the number of terms, number of literals and DFC for output generated 
from Espresso. Exorcism and SOCMIN as shown in Figures 43 and 44. The number 
of terms and literals for the CDEC implicants generated using SOCMIN is always 
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TABLE III 
Machine Learning examples with data randomly removed 
25% don't cares 50% don't cares 90% don't cares 
Espresso Socmin Espresso Socmin Espresso Socmin 
example #t dfc #t dfc #t dfc #t dfc #t dfc #t df c 
addO 27 620 6 196 26 668 6 124 13 408 3 44 
add2 26 576 9 268 21 528 6 172 10 308 2 48 
add4 17 332 2 12 17 400 2 12 10 304 2 40 
ch15f0 24 592 10 340 22 604 10 344 8 252 3 112 
chl 76f0 11 232 2 20 10 248 2 20 4 116 1 0 
chl 77f0 22 456 2 12 10 208 2 12 6 184 1 0 
ch22f0 12 292 4 156 12 332 4 164. 5 156 2 28 
ch30f0 15 352 5 136 15 388 5 164 5 156 2 52 
ch47f0 16 408 7 192 14 380 8 216 4 124 3 104 
ch52f4 17 440 15 408 14 392 12 360 3 92 1 40 
ch70f3 8 208 3 84 6 164 2 64 1 28 1 28 
ch74fl 12 296 6 248 10 264 5 188 4 124 1 24 
ch83f2 15 420 13 384 12 344 7 284 2 60 1 16 
ch8f0 38 816 32 672 36 860 6 184 18 548 3 68 
c-4_ones 50 1596 27 1320 33 1052 14 628 4 124 2 36 
grLthan 28 628 6 188 31 776 10 264 12 372 2 28 
intrvll 15 368 12 324 13 332 8 236 6 180 1 0 
intrvl2 27 612 13 468 27 692 9 248 10 300 3 48 
kddl 24 492 2 12 23 544 2 16 11 324 2 20 
kddlO 28 640 6 160 25 652 4 112 7 204 2 44 
kdd2 4 84 3 72 4 96 1 28 1 24 1 24 
kdd3 14 312 2 28 14 336 2 28 6 176 1 0 
kdd4 20 408 14 376 22 532 1 0 10 304 1 0 
kdd5 19 400 4 76 23 588 4 48 7 216 3 88 
lower or equal to the number of terms and literals for the prime implicants generated 
by Espresso. Also, the DFC is lower in most cases and hence SOCMIN can find 
important applications in Machine Learning. 
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TABLE IV 
Machine Learning examples with data randomly removed 
25 % don't cares 50% don't cares 90% don't cares 
Espresso Socmin Espresso Socmin Espresso Socmin 
example #t dfc #t dfc #t dfc #t dfc #t dfc #t dfc 
kdd6 33 636 23 620 37 840 1 0 17 520 1 20 
kdd7 31 664 22 644 29 676 5 64 13 400 3 60 
kdd8 16 388 12 372 18 484 2 20 8 252 1 0 
kdd9 18 448 16 320 15 404 4 144 6 184 2 24 
maj..gate 44 1056 12 456 29 776 10 332 10 308 2 52 
mod2 12 296 5 156 12 320 4 128 5 156 1 4 
mux8 24 516 4 56 21 512 4 68 7 212 1 0 
pal 14 444 14 444 12 380 6 268 2 60 1 12 
paLdbLop 41 992 40 952 35 936 11 352 12 364 3 36 
paLop 42 1108 39 992 34 960 15 568 10 304 2 48 
parity 94 3004 20 596 63 2012 14 544 8 252 2 44 
remder2 28 720 13 500 23 608 10 404 5 152 2 36 
rndl 46 1228 44 1056 36 1004 18 824 12 372 4 60 
rnd2 35 988 15 696 32 888 25 776 11 340 3 52 
rnd3 48 1276 24 1076 37 1024 15 552 11 340 3 52 
rnd_ml 0 0 1 0 1 0 1 0 1 0 1 0 
rnd_mlO 6 188 6 188 2 60 2 60 1 0 1 0 
rnd_m25 15 468 12 432 8 248 6 196 1 28 1 28 
rnd_m5 2 60 2 60 1 28 1 28 1 0 1 0 
rnd_m50 27 804 24 744 18 540 9 436 3 92 1 40 
sbstrl 28 620 7 104 30 784 9 200 11 340 4 116 
sbstr2 20 472 5 108 15 384 5 136 7 216 2 48 
sbtrctl 43 1160 15 536 31 868 9 340 10 312 0 0 
sbtrct3 18 356 2 12 16 368 2 12 9 268 2 16 
IX.4.3 Machine Learning examples with randomly generated data 
For the Machine Learning examples, data is randomly removed and tested and 
compared with Espresso. The removed data is basically replaced with don't cares. 
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Figure 45. Scatter plot of input terms versus time. 
Tables III and IV shows the results for SOCMIN and Espresso with 25, 50 and 
90 percent data replaced with don't cares for the Machine Learning examples. As 
the percent of don't cares increase, SOCMIN gives very high quality solution and 
there is a huge decrease in the number of terms and DFC for the CDEC implicants 
generated using SOCMIN compared to the number of terms and DFC for the prime 
implicants generated by Espresso. This proves that SOCMIN works better than for 
a:U cases when Strongly Unspecified functions are considered. 
In general, the examples demonstrate that our cube-splitting heuristic works 
very well on large (incompletely specified) functions. Another advantage of SOCMIN 
(of not much importance for CY70361) is that it works even better for very strongly 
unspecified functions. Finally, in multi-coloring mode the nodes can be colored with 
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Figure 46. Scatter plot of output terms versus time. 
more than one color, which further decreases the number of literals, which can have 
applications in standard cell realizations of SOC. 
Let us discuss the time complexity analysis of the SOCMIN minimization 
algorithm. Like other minimization problems, the SOC minimization is an NP-
complete problem. Figures 45 and 46 are scatter plots of number of input cubes 
versus execution time and number of output terms versus execution time respec-
tively. 
In the SOCMIN algorithm, in each pass, one node is colored by assigning 
the candidate color to the candidate node. If the chosen candidate color is a color 
that has been previously assigned to other nodes, then the candidate node has to be 
checked for compatibility with all the nodes that has been assigned that color. If the 
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Probable-Color-Set, the set which comprises of all possible colors that the candidate 
node can be colored with, is large, then the compatibility check has to be done for 
all colors. The candidate color is chosen based on the minimal Color-Restriction-
Matrix, in addition to compatibility check. Hence the computation time increases 
when the solution space or the number of final colors assigned or the number of 
cdec terms decreases. In general, when the number of input nodes is large and the 
number of solution is small, large amounts of time is needed. 
If the graph GCCC consists of more normal or Incompatible edges, which 
means there is low compatibility between input cubes, computation time needed is 
less, since the solution space is large. In other words, the computation time increases 
with large number of nodes with high compatibility. In general, there is a strong 
corelation between the number of input cubes, the compatibility of these input cubes 
and the solution space. 
CHAPTERX 
CONCLUSION 
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A problem that is related to the fitting problem of the Cypress CY7C961 
chip is the SOC Minimization. Since the CY7C961 has only 32 macrocells, a high 
quality logic minimization to reduce the number of macrocells is very important. 
The goal of this thesis was, however, more general, since we believe that CDEC can 
be used as a general-purpose gate for standard cell structures with few levels, and 
also for new PLD structures. We departed therefore in the thesis from the Cypress 
chip as a sole motivation of our work. We formulated a generic logic synthesis prob-
lem of SOC minimization and we developed and implemented a complete solution 
to this problem. An innovative aspect of our approach is that we propose graph 
coloring instead of set covering which is used by most of the authors for problems 
of this type. Moreover, we presented a modification to the well-known graph color-
ing problem from the literature, which is, proper graph coloring. In contrast, our 
approach, referred to as compatible graph coloring requires that for a group 
of nodes colored with the same color a global relation of compatibility is checked. 
Therefore, our graph has two kinds of edges: the edges (pairs of nodes) can be either 
incompatible or conditionally compatible. Such coloring problem is not known from 
the literature in graph coloring. 
We developed also a Cube Splitting algorithm, whereby the input cubes are 
split in such a way, that the generated cubes are lower in number than the minterms, 
and when these cubes are used as nodes in graph coloring algorithm, gives near exact 
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solutions. The algorithms used in the SOC minimization program, SOCMIN, have 
been designed for Strongly Unspecified functions, defined by ON and OFF sets, 
and hence finds important applications for machine Learning and Pattern theory 
as well, where there is a high percent of don't cares. The approach to solving the 
covering problem dealt in this thesis, the Conditional Graph Coloring, can be used in 
other similar problems such as PLA minimization, or Column Minimization Problem 
in Curtis-like decomposition of Multi-valued Relations. We found also the Muller 
method very efficient for ON ,OFF data representation: it can be used to extend any 
other single-output minimizer for incomplete functions to a multi-output one. 
Concluding, the original achievements of this thesis are the following: 
1. formulation of the SUM-of-CDECs Minimization Problem. 
2. formulation of the compatible graph coloring problem for the first problem. 
3. development of the efficient algorithm to solve the compatible graph coloring 
problem. 
4. development of the efficient algorithm for Cube Splitting. 
5. application of the rarely used Muller method and its implementation in ON 
OFF model of our minimizer, where, contrary to ON/DC model from there 
literature, it is efficient. proving by our numerical results that our approach is 
superior on circuit benchmarks to the approach used in the well-known SOP 
minimizer Espresso and the commercial tool from Cypress Corporation. 
6. proving by our numerical results that our approach is superior to Espresso 
on Machine Learning examples, adding thus to the repertoire of the existing 
approaches to Machine Learning. 
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